English
Language : 

HB52RF328GB-B Datasheet, PDF (5/16 Pages) Elpida Memory – 256MB Unbuffered SDRAM Micro DIMM
HB52RF328GB-B, HB52RD328GB-B
Byte No. Function described
SDRAM access from Clock (3rd
26
highest /CE latency)
Undefined
27
Minimum row precharge time
28
Row active to row active min
(-75)
(-A6, -B6)
29
/RE to /CE delay min
30
Minimum /RE pulse width
(-75)
(-A6, -B6)
31
Density of each bank on module
Address and command signal input
32
setup time
(-75)
(-A6, -B6)
Address and command signal input
33
hold time
(-75)
(-A6, -B6)
34
Data signal input setup time
(-75)
(-A6, -B6)
35
Data signal input hold time
(-75)
(-A6, -B6)
36 to 61 Superset information
62
SPD data revision code
63
Checksum for bytes 0 to 62
(-75B/BL)
(-A6B/BL)
(-B6B/BL)
64
Manufacturer’s JEDEC ID code
65 to 71 Manufacturer’s JEDEC ID code
72
Manufacturing location
73
Manufacturer’s part number
74
Manufacturer’s part number
75
Manufacturer’s part number
76
Manufacturer’s part number
77
Manufacturer’s part number
78
Manufacturer’s part number
(-75)
(-A6, -B6)
79
Manufacturer’s part number
80
Manufacturer’s part number
81
Manufacturer’s part number
82
Manufacturer’s part number
83
Manufacturer’s part number
84
Manufacturer’s part number
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Hex value
0 0 0 0 0 0 0 0 00
0 0 0 1 0 1 0 0 14
0 0 0 0 1 1 1 1 0F
0 0 0 1 0 1 0 0 14
0 0 0 1 0 1 0 0 14
0 0 1 0 1 1 0 1 2D
0 0 1 1 0 0 1 0 32
0 1 0 0 0 0 0 0 40
0 0 0 1 0 1 0 1 15
0 0 1 0 0 0 0 0 20
0 0 0 0 1 0 0 0 08
0 0 0 1 0 0 0 0 10
0 0 0 1 0 1 0 1 15
0 0 1 0 0 0 0 0 20
0 0 0 0 1 0 0 0 08
0 0 0 1 0 0 0 0 10
0 0 0 0 0 0 0 0 00
0 0 0 1 0 0 1 0 12
0 1 0 1 0 0 1 0 52
1 0 1 1 1 0 0 1 B9
0 0 1 0 1 0 0 1 29
0 0 0 0 0 1 1 1 07
0 0 0 0 0 0 0 0 00
× × × × × × × × ××
0 1 0 0 1 0 0 0 48
0 1 0 0 0 0 1 0 42
0 0 1 1 0 1 0 1 35
0 0 1 1 0 0 1 0 32
0 1 0 1 0 0 1 0 52
0 1 0 0 0 1 1 0 46
0 1 0 0 0 1 0 0 44
0 0 1 1 0 0 1 1 33
0 0 1 1 0 0 1 0 32
0 0 1 1 1 0 0 0 38
0 1 0 0 0 1 1 1 47
0 1 0 0 0 0 1 0 42
0 0 1 0 1 1 0 1 2D
Comments
20ns
15ns
20ns
20ns
45ns
50ns
256M byte
1.5ns
2.0ns
0.8ns
1.0ns
1.5ns
2.0ns
0.8ns
1.0ns
Future use
Rev. 1.2B
82
185
41
HITACHI
*2 (ASCII-8bit code)
H
B
5
2
R
F
D
3
2
8
G
B

Preliminary Data Sheet E0202H10 (Ver. 1.0)
5