HM5425161B Datasheet, PDF(40/65 Page) Elpida Memory – 256M SSTL_2 interface DDR SDRAM 143 MHz/133 MHz/125 MHz/100 MHz 4-Mword × 16-bit × 4-bank/8-Mword × 8-bit × 4-bank/ 16-Mword × 4-bit × 4-bank

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

HM5425161B Datasheet, PDF (40/65 Pages) Elpida Memory – 256M SSTL_2 interface DDR SDRAM 143 MHz/133 MHz/125 MHz/100 MHz 4-Mword × 16-bit × 4-bank/8-Mword × 8-bit × 4-bank/ 16-Mword × 4-bit × 4-bank

◁

;;;;;HM5425161B, HM5425801B, HM5425401B Series

A Write command to the consecutive Precharge command interval (same bank): The minimum interval

tWPD ((BL/ 2 + 3) cycles) is necessary between the write command and the precharge command.

WRITE to PRECHARGE Command Interval (same bank)

Burst Length = 4

CLK

Command

WRIT

DM,

DMU/DML

DQS,

DQSU/DQSL

Din

NOP

tWPD

BL/2 +3 cycles

A0 A1 A2 A3

Last data input

PRE/PALL

tWR

NOP

Data Sheet E0086H20

▷