DR805X Datasheet, PDF (4/79 Pages) Digital Core Design – 8-bit RISC Microcontroller Instructions set details ver 3.10

DR805x Instructions set details
-4-
3.26.4. MOVX @DPTR, A ____________________________________________________________ 56
3.27. MUL___________________________________________________________________57
3.28. NOP___________________________________________________________________58
3.29. ORL ___________________________________________________________________59
3.29.1. ORL A, Rn __________________________________________________________________ 59
3.29.2. ORL A, direct ________________________________________________________________ 59
3.29.3. ORL A, @Ri _________________________________________________________________ 60
3.29.4. ORL A, #data ________________________________________________________________ 60
3.29.5. ORL direct, A ________________________________________________________________ 60
3.29.6. ORL direct, #data _____________________________________________________________ 60
3.29.7. ORL C, bit __________________________________________________________________ 61
3.29.8. ORL C, /bit __________________________________________________________________ 61
3.30. POP ___________________________________________________________________62
3.31. PUSH__________________________________________________________________63
3.32. RET ___________________________________________________________________64
3.33. RETI __________________________________________________________________65
3.34. RL ____________________________________________________________________66
3.35. RLC ___________________________________________________________________67
3.36. RR ____________________________________________________________________68
3.37. RRC___________________________________________________________________69
3.38. SETB __________________________________________________________________70
3.38.1. SETB C ____________________________________________________________________ 70
3.38.2. SETB bit ____________________________________________________________________ 70
3.39. SJMP__________________________________________________________________71
3.40. SUBB _________________________________________________________________72
3.40.1. SUBB A, Rn _________________________________________________________________ 72
3.40.2. SUBB A, direct _______________________________________________________________ 72
3.40.3. SUBB A, @Ri ________________________________________________________________ 73
3.40.4. SUBB A, #data _______________________________________________________________ 73
3.41. SWAP _________________________________________________________________74
3.42. XCH ___________________________________________________________________75
3.42.1. XCH A, Rn __________________________________________________________________ 75
3.42.2. XCH A, direct ________________________________________________________________ 75
3.42.3. XCH A, @Ri _________________________________________________________________ 75
3.43. XCHD _________________________________________________________________76
3.44. XRL ___________________________________________________________________77
3.44.1. XRL A, Rn __________________________________________________________________ 77
3.44.2. XRL A, direct ________________________________________________________________ 77
3.44.3. XRL A, @ Ri_________________________________________________________________ 78
3.44.4. XRL A, #data ________________________________________________________________ 78
3.44.5. XRL direct, A ________________________________________________________________ 78
3.44.6. XRL direct, #data _____________________________________________________________ 78
4. Contacts ____________________________________________________________ 79
All trademarks mentioned in this document
are trademarks of their respective owners.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2003 DCD – Digital Core Design. All Rights Reserved.