 English |
|
|
|
|
|
|
|
| DR805X Datasheet, PDF (24/79 Pages) Digital Core Design – 8-bit RISC Microcontroller Instructions set details ver 3.10 | |||
| |||
| ◁ |
DR805x Instructions set details
- 24 -
3.6.2. CJNE A, #DATA, REL
Operation: (PC) â (PC) + 3
if (A) < > data then
(PC) â (PC) + relative offset
if (A) < data then
(C) â 1
else
(C) â 0
Bytes:
3
Cycles:
4
Encoding:
10110100
immediate data
relative address
3.6.3. CJNE RN, #DATA, REL
Operation: (PC) â (PC) + 3
if (Rn) < > data then
(PC) â (PC) + relative offset
if (Rn) < data then
(C) â 1
else
(C) â 0
Bytes:
3
Cycles:
4
Encoding:
10111 r r r
immediate data
relative address
All trademarks mentioned in this document
are trademarks of their respective owners.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2003 DCD â Digital Core Design. All Rights Reserved.
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese