CY8C53 Datasheet, PDF (83/102 Pages) Cypress Semiconductor – Programmable System-on-Chip (PSoC )

PRELIMINARY
PSoC^® 5: CY8C53 Family Datasheet
Table 11-62. Asynchronous Read Cycle Specifications (continued)
Parameter
Description
Toel
EM_OEn low time
Toeh
EM_OEn high to EM_CEn high hold time
Tdoesu Data to EM_OEn high setup time
Tdcesu Data to EM_CEn high setup time
Tdoeh
Data hold time after EM_OEn high
Tdceh
Data hold time after EM_CEn high
Conditions
Min
Typ
2×T–1 –
–5
–
T + 20
–
T + 20
–
3
–
3
–
Max
2×T+2
5
–
–
–
–
Units
ns
ns
ns
ns
ns
ns
EM_ Addr
Figure 11-3. Asynchronous Write Cycle Timing
Taddrv
Address
Taddrh
Tcel
EM_ CEn
EM_ OEn
EM_WEn
EM_ Data
Twev
Tdcev
Twel
Data
Tweh
Tdweh
Table 11-63. Asynchronous Write Cycle Specifications
Parameter
Description
T
EMIF clock period
Taddrv
EM_CEn low to EM_Addr valid
Taddrh Address hold time after EM_WEn high
Tcel
EM_CEn low time
Twev
EM_CEn low to EM_WEn low
Twel
EM_WEn low time
Tweh
EM_WEn high to EM_CEn high hold time
Tdcev
EM_CEn low to data valid
Tdweh
Data hold time after EM_WEn high
Conditions
Min
Typ
30.3
–
–
–
T+2
–
2×T–1 –
–5
–
T–1
–
T
–
–
–
T
–
Max
–
5
–
2×T+2
5
T+2
–
7
–
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
Document Number: 001-55035 Rev. *G
Page 83 of 102
[+] Feedback