CY8C58LP Datasheet, PDF (74/122 Pages) Cypress Semiconductor – Programmable System-on-Chip (PSoC®)

PSoC^® 5LP: CY8C58LP Family
PRELIMINARY
Datasheet
11.4.3 USBIO
For operation in GPIO mode, the standard range for V_DDD applies, see Device Level Specifications on page 63.
Table 11-13. USBIO DC Specifications
Parameter
Rusbi
Rusba
Vohusb
Volusb
Vihgpio
Vilgpio
Vohgpio
Volgpio
Vdi
Vcm
Vse
Rps2
Rext
Description
Conditions
USB D+ pull-up resistance^[35]
With idle bus
USB D+ pull-up resistance^[35]
While receiving traffic
Static output high^[35]
15 kΩ ±5% to Vss, internal pull-up
enabled
Static output low^[35]
15 kΩ ±5% to Vss, internal pull-up
enabled
Input voltage high, GPIO mode^[35] V_DDD = 1.8 V
V_DDD = 3.3 V
V_DDD = 5.0 V
Input voltage low, GPIO mode^[35] V_DDD = 1.8 V
V_DDD = 3.3 V
V_DDD = 5.0 V
Output voltage high, GPIO
mode^[35]
I_OH = 4 mA, V_DDD = 1.8 V
I_OH = 4 mA, V_DDD = 3.3 V
I_OH = 4 mA, V_DDD = 5.0 V
Output voltage low, GPIO mode^[35] I_OL = 4 mA, V_DDD = 1.8 V
I_OL = 4 mA, V_DDD = 3.3 V
I_OL = 4 mA, V_DDD = 5.0 V
Differential input sensitivity
|(D+)–(D–)|
Differential input common mode
range
Single ended receiver threshold
PS/2 pull-up resistance^[35]
External USB series resistor^[35]
In PS/2 mode, with PS/2 pull-up
enabled
In series with each USB pin
Zo
C_IN
I_IL[35]
USB driver output impedance^[35] Including Rext
USB transceiver input capacitance
Input leakage current (absolute
value)^[35]
25 °C, V_DDD = 3.0 V
Min
0.900
1.425
2.8
–
1.5
2
2
–
–
–
1.6
3.1
4.2
–
–
–
–
0.8
0.8
3
21.78
(–1%)
28
–
–
Typ
Max
–
1.575
–
3.090
–
3.6
–
0.3
–
–
–
–
–
–
–
0.8
–
0.8
–
0.8
–
–
–
–
–
–
–
0.3
–
0.3
–
0.3
–
0.2
–
2.5
–
2
–
7
22 22.22 (+1%)
–
44
–
20
–
2
Units
kΩ
kΩ
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
kΩ
Ω
Ω
pF
nA
Note
35. Based on device characterization (Not production tested).
Document Number: 001-84932 Rev. **
Page 74 of 122