PALCE16V8 Datasheet, PDF (2/13 Pages) Advanced Micro Devices – EE CMOS 20-Pin Universal Programmable Array Logic

USE ULTRA37000™ FOR
ALL NEW DESIGNS
PALCE16V8
Selection Guide
t_PD ns
Generic Part Number Com’l/Ind Mil
PALCE16V8-5
5
PALCE16V8-7
7.5
PALCE16V8-10
10
10
PALCE16V8-15
15
15
PALCE16V8-25
25
25
PALCE16V8L-15
15
15
PALCE16V8L-25
25
25
Shaded areas contain preliminary information.
t_S ns
Com’l/Ind Mil
3
7
10
10
12
12
15
20
12
12
15
20
t_CO ns
Com’l/Ind Mil
4
5
7
10
10
10
12
12
10
12
12
20
I_CC mA
Com’l Mil/Ind
115
115
90
130
90
130
90
130
55
65
55
65
Functional Description
The PALCE16V8 is executed in a 20-pin 300-mil molded DIP,
a 300-mil cerdip, a 20-lead square ceramic leadless chip
carrier, and a 20-lead square plastic leaded chip carrier.
The device provides up to 16 inputs and 8 outputs. The
PALCE16V8 can be electrically erased and reprogrammed.
The programmable macrocell enables the device to function
as a superset to the familiar 20-pin PLDs such as 16L8, 16R8,
16R6, and 16R4.
The PALCE16V8 features 8 product terms per output and 32
input terms into the AND array. The first product term in a
macrocell can be used either as an internal output enable
control or as a data product term.
There are a total of 18 architecture bits in the PALCE16V8
macrocell; two are global bits that apply to all macrocells and
16 that apply locally, two bits per macrocell. The architecture
bits determine whether the macrocell functions as a register or
combinatorial with inverting or noninverting output. The output
enable control can come from an external pin or internally from
a product term. The output can also be permanently enabled,
functioning as a dedicated output or permanently disabled,
functioning as a dedicated input. Feedback paths are
selectable from either the input/output pin associated with the
macrocell, the input/output pin associated with an adjacent
pin, or from the macrocell register itself.
Power-Up Reset
All registers in the PALCE16V8 power-up to a logic LOW for
predictable system initialization. For each register, the
associated output pin will be HIGH due to active-LOW outputs.
Electronic Signature
An electronic signature word is provided in the PALCE16V8
that consists of 64 bits of programmable memory that can
contain user-defined data.
Security Bit
A security bit is provided that defeats the readback of the
internal programmed pattern when the bit is programmed.
Low Power
The Cypress PALCE16V8 provides low-power operation
through the use of CMOS technology, and increased testability
with Flash reprogrammability.
Product Term Disable
Product Term Disable (PTD) fuses are included for each
product term. The PTD fuses allow each product term to be
individually disabled.
Configuration Table
CG₀
CG₁
CL0_x
Cell Configuration
0
1
0
Registered Output
0
1
1
Combinatorial I/O
1
0
0
Combinatorial Output
1
0
1
Input
1
1
1
Combinatorial I/O
Devices Emulated
Registered Med PALs
Registered Med PALs
Small PALs
Small PALs
16L8 only
Document #: 38-03025 Rev. *A
Page 2 of 13