English
Language : 

W312-02 Datasheet, PDF (16/21 Pages) Cypress Semiconductor – FTG for VIA K7 Series Chipset with Programmable Output Frequency
W312-02
Absolute Maximum Ratings[2]
Stresses greater than those listed in this table may cause per-
manent damage to the device. These represent a stress rating
only. Operation of the device at these or any other conditions
.
Parameter
Description
VDD, VIN
TSTG
TB
TA
ESDPROT
Voltage on any pin with respect to GND
Storage Temperature
Ambient Temperature under Bias
Operating Temperature
Input ESD Protection
above those specified in the operating sections of this specifi-
cation is not implied. Maximum conditions for extended peri-
ods may affect reliability.
Rating
Unit
–0.5 to +7.0
V
–65 to +150
°C
–55 to +125
°C
0 to +70
°C
2 (min.)
kV
DC Electrical Characteristics: TA = 0°C to +70°C, VDD = 3.3V±5% and 2.5V±5%
Parameter
Description
Test Condition
Min.
Typ.
Max.
Supply Current
IDD
3.3V Supply Current
CPU =100 MHz
Outputs Loaded[3]
260
IDD
2.5V Supply Current
CPUCS =100 MHz
Outputs Loaded[3]
25
Logic Inputs
VIL
Input Low Voltage
VIH
Input High Voltage
IIL
Input Low Current[4]
IIH
Input High Current[4]
Clock Outputs
GND – 0.3
2.0
0.8
VDD + 0.3
–25
10
VOL
Output Low Voltage
IOL = 1 mA
50
VOH
Output High Voltage
IOH = –1 mA
3.1
VOL
Output Low Voltage CPUT_CS,
Termination to V pull-up
0
0.3
CPUC_CS,
(external)
CPUT0, CPUC0
VOH
Output High Voltage CPUT_CS,
Termination to V pull-up
1.0
1.2
CPUC_CS,
(external)
CPUT0, CPUC0
IOL
Output Low Current PCI, AGP
VOL = 1.5V
70
110
135
REF
VOL = 1.5V
50
70
100
48 MHz
VOL = 1.5V
50
70
100
24_48 MHz
VOL = 1.5V
50
70
100
IOH
Output High Current PCI, AGP
VOH = 1.5V
70
110
135
REF
VOH = 1.5V
50
70
100
48 MHz
VOH = 1.5V
50
70
100
24_48 MHz
VOH = 1.5V
50
70
100
Notes:
2. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
3. All clock outputs loaded with 6" 60Ω transmission lines with 20-pF capacitors.
4. X1 input threshold voltage (typical) is VDD/2.
Unit
mA
mA
V
V
µA
µA
mV
V
V
V
mA
mA
mA
mA
mA
mA
mA
mA
Document #: 38-07259 Rev. *B
Page 16 of 21