English
Language : 

CY7C63923-PVXC Datasheet, PDF (1/68 Pages) Cypress Semiconductor – enCoRe™ II Low-Speed USB Peripheral Controller
CY7C63310
CY7C638xx
CY7C639xx
enCoRe™ II
Low-Speed USB Peripheral Controller
1.0 Features
• enCoRe II USB—“enhanced Component Reduction”
— Crystalless oscillator with support for an external
crystal or resonator. The internal oscillator
eliminates the need for an external crystal or
resonator
— Internal 3.3V regulator and internal USB pull-up
resistor
— Configurable IO for real-world interface without
external components
• USB Specification Compliance
— Conforms to USB Specification, Version 2.0
— Conforms to USB HID Specification, Version 1.1
— Supports one Low-Speed USB device address
— Supports one control endpoint and two data
endpoints
— Integrated USB transceiver
• Enhanced 8-bit microcontroller
— Harvard architecture
— M8C CPU speed can be up to 24 MHz or sourced by
an external crystal, resonator, or signal
• Internal memory
— Up to 256 bytes of RAM
— Up to eight Kbytes of Flash including EEROM
emulation
• Interface can auto-configure to operate as PS/2 or USB
— No external components for switching between PS/2
and USB modes
— No GPIO pins needed to manage dual-mode
capability
• Low power consumption
— Typically 10 mA at 6 MHz
— 10-µA sleep
• In-system re-programmability
— Allows easy firmware update
• General-purpose I/O ports
— Up to 36 General Purpose I/O (GPIO) pins
— High current drive on GPIO pins. Configurable 8- or
50-mA/pin current sink on designated pins
— Each GPIO port supports high-impedance inputs,
configurable pull-up, open drain output, CMOS/TTL
inputs, and CMOS output
— Maskable interrupts on all I/O pins
• 125-mA 3.3V voltage regulator can power external 3.3V
devices
• 3.3V I/O pins
— 4 I/O pins with 3.3V logic levels
— Each 3.3V pin supports high-impedance input,
internal pull-up, open drain output or traditional
CMOS output
• SPI serial communication
— Master or slave operation
— Configurable up to 2-Mbit/second transfers
— Supports half duplex single data line mode for
optical sensors
• 2-channel 8-bit or 1-channel 16-bit capture timer.
Capture timers registers store both rising and falling
edge times
— Two registers each for two input pins
— Separate registers for rising and falling edge capture
— Simplifies interface to RF inputs for wireless
applications
• Internal low-power wake-up timer during suspend
mode
— Periodic wake-up with no external components
• Programmable Interval Timer interrupts
• Reduced RF emissions at 27 MHz and 96 MHz
• Advanced development tools based on Cypress
MicroSystems PSoC™ tools
• Watchdog timer (WDT)
• Low-voltage detection with user-configurable
threshold voltages
• Improved output drivers to reduce EMI
• Operating voltage from 4.0V to 5.25VDC
• Operating temperature from 0–70°C
• Available in 16/18/24/40-pin PDIP, 16/18/24-pin SOIC, 24-
pin QSOP, 28/48-pin SSOP, and DIE form
• Industry standard programmer support
1.1 Applications
The CY7C633xx/CY7C638xx/CY7C639xx is targeted for the
following applications:
• PC HID devices
— Mice (optomechanical, optical, trackball)
— Keyboards
• Gaming
— Joysticks
— Game pads
— Console keyboards
• General-purpose
— Barcode scanners
— POS terminal
— Consumer electronics
— Toys
— Remote controls
Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600
Document 38-08035 Rev. *E
Revised March 29, 2005