CS42518 Datasheet, PDF (52/91 Pages) Cirrus Logic – 110 dB, 192 kHz 8-Ch Codec with S/PDIF Receiver

CS42518
6.5.5
CODEC RIGHT JUSTIFIED BITS (CODEC_RJ16)
Default = 0
Function:
This bit determines how many bits to use during right justified mode for the DAC and ADC within the
CODEC Serial Port. By default the DAC and ADC will be in RJ24 bits but can be set to RJ16 bits.
0 - 24 bit mode.
1 - 16 bit mode.
6.6 Misc Control (address 05h)
7
Ext ADC SCLK
6
HiZ_RMCK
5
Reserved
4
FREEZE
3
FILT_SEL
2
HPF_FREEZE
1
CODEC_SP
M/S
0
SAI_SP
M/S
6.6.1 EXTERNAL ADC SCLK SELECT (EXT ADC SCLK)
Default = 0
Function:
This bit identifies the SCLK source for the external ADCs attached to the ADCIN1/2 ports when using
one line mode of operation.
0 - SAI_SCLK is used as external ADC SCLK.
1 - CX_SCLK is used as external ADC SCLK.
6.6.2 RMCK HIGH IMPEDANCE (HIZ_RMCK)
Default = 0
Function:
This bit is used to create a high impedance output on RMCK when the clock signal is not required.
6.6.3
FREEZE CONTROLS (FREEZE)
Default = 0
Function:
This function will freeze the previous output of, and allow modifications to be made, to the Volume
Control (address 0Fh-16h), Channel Invert (address 17h) and Mixing Control Pair (address 18h-1Bh)
registers without the changes taking effect until the FREEZE is disabled. To make multiple changes
in these control port registers take effect simultaneously, enable the FREEZE bit, make all register
changes, then disable the FREEZE bit.
6.6.4 INTERPOLATION FILTER SELECT (FILT_SEL)
Default = 0
Function:
This feature allows the user to select whether the DAC interpolation filter has a fast or slow roll off.
For filter characteristics please See “D/A Digital Filter Characteristics” on page 11.
0 - Fast roll off.
1 - Slow roll off.
52
DS584PP5