English
Language : 

CS4201 Datasheet, PDF (20/68 Pages) Cirrus Logic – CrystalClear Audio Codec 97 with headphone Amplifier
◁
CS4201
3.2.3 Status Data Port (Slot 2)
Bit 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RD15 RD14 RD13 RD12 RD11 RD10 RD9 RD8 RD7 RD6 RD5 RD4 RD3 RD2 RD1 RD0
Reserved
RD[15:0]
Read Data. The RD[15:0] bits contain the register data requested by the controller from the
previous read request. All read requests will return the read address in the input Slot 1 and
the register data in the input Slot 2 on the following serial data frame.
3.2.4 PCM Capture Data (Slot 3-8)
Bit 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
CD17 CD16 CD15 CD14 CD13 CD12 CD11 CD10 CD9 CD8 CD7 CD6 CD5 CD4 CD3 CD2 CD1 CD0 0 0
CD[17:0]
Capture Data. The CD [17:0] bits contain 18-bit PCM (2’s complement) capture data. The
data will only be valid when the respective slot valid bit is ‘set’ in input Slot 0. The mapping of
a given slot to an ADC is determined by the state of the ID[1:0] bits in the Extended Audio ID
Register (Index 28h) and the SM[1:0] and AMAP bits in the AC Mode Control Register (Index
5Eh). The definition of each slot can be found in Table 10 on page 35.
3.2.5 GPIO Pin Status (Slot 12)
Bit 19 18 17 16 15 14 13 12 11 10 9 8
7
6
5
4 321 0
0 0000000000 0
0
0 GPIO1 GPIO0 Reserved
GPIO
_INT
GPIO[1:0]
GPIO_INT
GPIO Pin Status. The GPIO[1:0] bits reflect the status of the CS4201 GPIO pins configured
as inputs. The pin status of GPIO pins configured as outputs will be reflected back on the
GPIO[1:0] bits of input Slot 12 in the next frame. The output GPIO pins are controlled by the
GPIO[1:0] pin control bits in output Slot 12.
GPIO Interrupt. The GPIO_INT bit indicates that a GPIO interrupt event has occurred. The
occurrence of a GPIO interrupt is determined by the GPIO interrupt requirements as outlined
in the GPIO Pin Wakeup Mask Register (Index 52h) description. In this case, the GPIO_INT
bit is cleared by writing a ‘0’ to the bit in the GPIO Pin Status Register (Index 54h) correspond-
ing to the GPIO pin which generated the interrupt.
20
DS483PP3
 ▷