AZV99 Datasheet, PDF (10/15 Pages) Arizona Microtek, Inc – PECL/LVDS Oscillator Gain Stage & Buffer with Selectable Enable

AZV99
LOGIC DIAGRAM AND PINOUTS FOR
AZV99T, AZV99N
Q
D
470
V_BB/D
EN
CMOS/TTL
THRESHOLD
4mA
VEE
Q_HG
Q_HG
AZV99T
AZV99N
EN follows CMOS/TTL functionality. See the
Timing Diagram.
Q1
D2
VBB / D 3
EN 4
AZV99T
TSSOP 8
8 VCC
7 ^QHG
6 QHG
5 VEE
April 2007 * REV - 9
MLP 8, 2x2mm
Q1
AZV99N
8 V_CC
D2
7 QHG
V_BB/D 3
6 QHG
EN 4
TOP VIEW
5 V_EE
Bottom Center Pad may be left open
or tied to V_EE. Pin 5 is the V_EE return.
www.azmicrotek.com
10