 English |
|
|
|
|
|
|
|
| AT17LV65A_06 Datasheet, PDF (3/18 Pages) ATMEL Corporation – FPGA Configuration EEPROM Memory | |||
| |||
| ◁ |
Figure 2-4. Block Diagram
SER_EN
WP1(2)
OSCILLATOR
CONTROLL
(3)
OSCILLATOR
POWER ON
RESET
AT17LV65A/128A/256A/512A/002A
DCLK READY(2)
RESET/OE
(WP(1))
nCS
nCASC
Notes:
1. This pin is only available on AT17LV65A/128A/256A devices.
2. This pin is only available on AT17LV512A/010A/002A devices.
3. The nCASC feature is not available on the AT17LV65A device.
3
2322GâCNFGâ03/06
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese