English
Language : 

AP89341_15 Datasheet, PDF (13/24 Pages) Aplus Intergrated Circuits – Integrated Circuits Inc
Integrated Circuits Inc. aP89341/170/085
• Pause and Resume (PAUSE-39H; RESUME-1DH)
Fig. 15 Pause and Resume command timing
6. In Pause state, VOUT1 and VOUT2 will stay at logic LOW while the COUT will stay at
the current D/A data level (i.e. COUT is kept outputting an DC current). When Resume,
the COUT data will continue at the current D/A data level.
7. The Pause state will be released by PDN1, PDN2 and RESUME commands.
• Prefetch Voice Group Address (PREFETCH-71H)
Fig. 16 Prefetch next Voice Group timing
1. The PREFETCH command pre-load the next Voice Group Address into the address buffer.
2. The OUT3 output (FULL) will become logic HIHG once the Group Address is
successfully loaded.
3. The Voice Group will be played once the playing of the current Voice Group is finished.
4. The FULL signal will become logic LOW once the Voice Group is played and the address
buffer is released and ready for next PREFECT action.
5. Using the PREFECT make sure there is no gap between each Voice Group.
Ver 5.0
12
Aug 23, 2010