AMIS-30522 Datasheet, PDF (23/28 Pages) AMI SEMICONDUCTOR – Micro-stepping Motor Driver

AMIS-30522 Micro-stepping Motor Driver
Data Sheet
EMC[1:0]
Adjusts the dV/dt of the PWM voltage slopes on the motor pins.
Table 27: SPI Control Parameter Overview EMC[1:0]
Index
EMC[1:0]
Slope (V/µs)
0
0
0
150
1
0
1
100
2
1
0
50
3
1
1
25
Remark
Turn-on and turn-off voltage slope 10% to 90%
“
“
“
SM[2:0]
Selects the micro-stepping mode.
Table 28: SPI Control Parameter Overview SM[2:0]
Index
0
1
2
SM[2:0]
000
001
010
Step Mode
1_/32
1_/16
1_/8
3
011
¼
4
100
½
5
101
½
6
110
Full
7
111
N/A
Remark
Micro-step
Micro-step
Micro-step
Micro-step
Uncompensated half-step
Compensated half-step
Full step
For future use
9.4 SPI Status Register Description
All four SPI status registers have Read Access and are default to "0" after power-on or hard reset.
Table 29: SPI Status Register 0
Address
04h
Content
Access
Reset
Data
Bit 7
R
0
PAR
Status Register 0 (SR0)
Structure
Bit 6
Bit 5
Bit 4
Bit 3
R
R
R
R
0
0
0
0
TW CPfail WD⁽¹⁾ OPENX
Bit 2
R
0
OPENY
Bit 1
R
0
-
Bit 0
R
0
-
Where:
R
Reset
PAR
TW
Cpfail
WD
OPENX
OPENY
Read only mode access
Status after power-on or hard reset
Parity check
Thermal warning
Charge pump failure
Watchdog event
Open Coil X detected
Open Coil Y detected
Remark: WD⁽¹⁾ – This bit indicates that the watchdog timer has not been cleared properly. If the master reads that WD is set to “1” after
reset, it means that a watchdog reset occurred (warm boot) instead of POR (cold boot). WD bit will be cleared only
when the master writes “0” to WDEN bit. Table 14: SPI Control Register WR.
Data is not latched
AMI Semiconductor – June 2007, M-20684-001
23
www.amis.com