EPC16QI100N Datasheet, PDF (22/36 Pages) Altera Corporation – This datasheet describes enhanced configuration (EPC) devices

Page 22
Pin Description
Pin Description
Table 8 through Table 10 list the EPC device pins. These tables include configuration
interface pins, external flash interface pins, JTAG interface pins, and other pins.
Table 8. Configuration Interface Pins
Pin Name
Pin Type
DATA[7..0] Output
DCLK
Output
nCS
Input
nINIT_CONF Open-Drain Output
Open-Drain
OE
Bidirectional
Description
Configuration data output bus. DATA changes on each falling edge of DCLK . DATA
is latched into the FPGA on the rising edge of DCLK.
The DCLK output pin from the EPC device serves as the FPGA configuration clock.
DATA is latched by the FPGA on the rising edge of DCLK.
The nCS pin is an input to the EPC device and is connected to the FPGA’s
CONF_DONE signal for error detection after all configuration data is transmitted to
the FPGA. The FPGA will always drive nCS and OE low when nCONFIG is asserted.
This pin contains a programmable internal weak pull-up resistor of 6 K that can
be disabled or enabled in the Quartus II software through the Disable nCS and
OE pull-ups on configuration device option.
The nINIT_CONF pin can be connected to the nCONFIG pin on the FPGA to
initiate configuration from the EPC device using a private JTAG instruction. This
pin contains an internal weak pull-up resistor of 6K that is always active. The
INIT_CONF pin does not need to be connected if its functionality is not used. If
nINIT_CONF is not used, nCONFIG must be pulled to V_CC either directly or
through a pull-up resistor.
This pin is driven low when POR is not complete. A user-selectable 2-ms or
100-ms counter holds off the release of OE during initial power up to permit
voltage levels to stabilize. POR time can be extended by externally holding OE low.
OE is connected to the FPGA nSTATUS signal. After the EPC device controller
releases OE, it waits for the nSTATUS-OE line to go high before starting the FPGA
configuration process. This pin contains a programmable internal weak pull-up
resistor of 6 Kthat can be disabled or enabled in the Quartus II software
through the Disable nCS and OE pull-ups on configuration device option.
Enhanced Configuration (EPC) Devices Datasheet
January 2012 Altera Corporation