 English |
|
|
|
|
|
|
|
| AKD4373-B Datasheet, PDF (8/34 Pages) Asahi Kasei Microsystems – AK4373 Evaluation Board Rev.1 | |||
| |||
| ◁ |
[AKD4373-B]
(4) External Master Mode
The AK4373âs register should be set to EXT Master Mode. MCKI frequency should be set to the same as DSPâs
specification. About the AK4373âs register definitions, refer to datasheet of the AK4373.
AK4373
MCKO
MCKI
BICK
LRCK
SDATA
256fs, 512fs or 1024fs
DSP or μP
MCLK
32fs or 64fs
BCLK
1fs
LRCK
SDTO
Figure 7. EXT Master Mode
PORT2 (DSP) is used. Nothing should be connected to PORT1 (DIR).
The system clock should be connected to MCLK of PORT2. SDTI of PORT2 should be connected to SDTO of
DSP. The JP16 (LRCK2) and JP17 (BICK2)âs right side should be connected to LRCK and BICK of DSP.
Set up the jumper pins.
JP16
LRCK2
JP17
BICK2
JP11
MCLK
JP12
BICK
JP13
LRCK
JP14
SDTO
<KM091602>
-8-
2008/07
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese