English
Language : 

AK4397 Datasheet, PDF (8/37 Pages) Asahi Kasei Microsystems – High Performance Premium 32-Bit DAC
[AK4397]
ANALOG CHARACTERISTICS
(Ta=25°C; AVDD=VDDL/R=DVDD=5.0V; VSS1-4 =0V; VREFHL/R=AVDD, VREFLL/R= VSS; Input data=24bit;
RL ≥ 1kΩ; BICK=64fs; Input Signal Frequency = 1kHz; Sampling Frequency = 44.1kHz; Measurement bandwidth =
20Hz ~ 20kHz; External Circuit: Figure 18; unless otherwise specified.)
Parameter
min
typ
max
Units
Resolution
-
-
24
Bits
Dynamic Characteristics (Note 5)
THD+N
fs=44.1kHz 0dBFS
-
BW=20kHz −60dBFS
-
fs=96kHz
0dBFS
-
BW=40kHz −60dBFS
-
fs=192kHz
BW=40kHz
0dBFS
−60dBFS
BW=80kHz −60dBFS
Dynamic Range (−60dBFS with A-weighted)
(Note 6)
114
S/N (A-weighted)
(Note 7)
114
Interchannel Isolation (1kHz)
100
−103
−57
−100
−54
−100
−54
−51
120
120
110
−93
dB
-
dB
-
dB
-
dB
-
dB
-
dB
-
dB
dB
dB
dB
DC Accuracy
Interchannel Gain Mismatch
Gain Drift
Output Voltage
Load Capacitance
Load Resistance
-
0.15
0.3
dB
(Note 8)
-
20
-
ppm/°C
(Note 9)
±2.65
±2.8
±2.95
Vpp
-
-
25
pF
(Note 10)
1
-
-
kΩ
Power Supplies
Power Supply Current
Normal operation (PDN pin = “H”)
AVDD + VDDL/R
-
DVDD (fs ≤ 96kHz)
-
DVDD (fs = 192kHz)
-
Power down (PDN pin = “L”)
(Note 11)
AVDD+DVDD
-
Power Supply Rejection
(Note 12)
-
32
47
mA
21
-
mA
27
41
mA
10
100
μA
50
-
dB
Note 5. Measured by Audio Precision, System Two. Averaging mode. Refer to the evaluation board manual.
Note 6. By Figure 18. External LPF Circuit Example 2.101dB at 16bit data and 118dB at 20bit data.
Note 7. By Figure 18. External LPF Circuit Example 2. S/N does not depend on input bit length.
Note 8. The voltage on (VREFHL/R − VREFLL/R) is held +5V externally.
Note 9. Full-scale voltage(0dB). Output voltage scales with the voltage of (VREFHL/R − VREFLL/R).
AOUT (typ.@0dB) = (AOUT+) − (AOUT−) = ±2.8Vpp × (VREFHL/R − VREFLL/R)/5.
Note 10. Regarding Load Resistance, AC load is 1 kΩ (min) with DC cut capacitor. Please refer to Figure 18. DC load is
1.5kΩ (min) without DC cut capacitor. Please refer to Figure 17. Load Resistance value defines apposite to
ground voltage. Analog performance is sensitive to capacitive load that is connected output pin. Therefore
capacitive load must be minimized.
Note 11. In the power-down mode. P/S pin = DVDD, and all other digital input pins including clock pins
(MCLK, BICK and LRCK) are held VSS4.
Note 12. PSR is applied to AVDD, DVDD with 1kHz, 100mVpp. VREFHL/R pin is held +5V.
MS0616-E-00
-8-
2007/05