English
Language : 

AK4545 Datasheet, PDF (20/33 Pages) Asahi Kasei Microsystems – AC97 AUDIO CODEC WITH SRC AND DIT
[ASAHI KASEI]
[AK4545]
nMixer Registers
Each Register is 16 bit wide.
Note: The AK4545 outputs “valid” 0000h if the controller reads an unused or invalid register address .
Reg Name
Num
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Default
00h Reset
0
“0” “1” “0” “1” “1” “0” “1” “0” “1” “0” “1” “0” “0” “0” “0” 2D50h
02h Master Volume
Mute X ML5 ML4 ML3 ML2 ML1 ML X
0
X MR5 MR4 MR3 MR2 MR1 MR0 8000h
04 LNLVL Volume
Mute X ML5 ML4 ML3 ML2 ML1 ML X
0
X MR5 MR4 MR3 MR2 MR1 MR0 8000h
06h Master Volume Mono Mute X
X
X
X
X
X
X
X
X MR5 MR4 MR3 MR2 MR1 MR0 8000h
0Ah PC_BEEP Volume
Mute X
X
X
X
X
X
X
X
X
X PV3 PV2 PV1 PV0 X 0000h
0Ch Phone Volume
Mute X
X
X
X
X
X
X
X
X
X GN4 GN3 GN2 GN1 GN0 8008h
0Eh Mic Volume
Mute X
X
X
X
X
X
X
X 20dB X GN4 GN3 GN2 GN1 GN0 8008h
10h Line In Volume
Mute X
X GL4 GL3 GL2 GL1 GL0 X
X
X GR4 GR3 GR2 GR1 GR0 8808h
12h CD Volume
Mute X
X GL4 GL3 GL2 GL1 GL0 X
X
X GR4 GR3 GR2 GR1 GR0 8808h
14h Video Volume
Mute X
X GL4 GL3 GL2 GL1 GL0 X
X
X GR4 GR3 GR2 GR1 GR0 8808h
16h Aux Volume
Mute X
X GL4 GL3 GL2 GL1 GL0 X
X
X GR4 GR3 GR2 GR1 GR0 8808h
18h PCM Out Volume
Mute X
X GL4 GL3 GL2 GL1 GL0 X
X
X GR4 GR3 GR2 GR1 GR0 8808h
1Ah Record Select
X
X
X
X
X SL2 SL1 SL0 X
X
X
X
X SR2 SR1 SR0 0000h
1Ch Record Gain
Mute X
X
X GL3 GL2 GL1 GL0 X
X
X
X GR3 GR2 GR1 GR0 8000h
20h General Purpose
POP DFC 3D X
X
X MIX MS LPBK X
X
X
X
X
X
X 0000h
22h 3D Control
X
X
X
X
X
X
X
X
X
X
X
X DP3 DP2 DP1 DP0 0000h
26h Powerdown Ctrl/Stat
PR7 PR6 PR5 PR4 PR3 PR2 PR1 PR0 X
X
X
X REF ANL DAC ADC
Na
28h Extended Audio ID
0
0
X
X
X
X AMAP X
X
X
X
X
X
X
X VRA 0201h
2Ah Ext’d audio Stat/Ctrl
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X VRA 0000h
2Ch PCM Front DAC Rate SR15 SR14 SR13 SR12 SR11 SR10 SR9 SR8 SR7 SR6 SR5 SR4 SR3 SR2 SR1 SR0 BB80h
32h PCM LR ADC Rate
SR15 SR14 SR13 SR12 SR11 SR10 SR9 SR8 SR7 SR6 SR5 SR4 SR3 SR2 SR1 SR0 BB80h
70h SPDIF Control
Valid ASLT
X
X
X
X
X
X
X
X
X
X
X
X
SPEN
IO
0000h
72h SPDIF Channel Status 1 L CC14 CC13 CC12 CC11 CC10 CC9 CC8 “0” “0” “0” “0” Pre Copy Audio “0” 9200h
74h SPDIF Channel Status 2 “0” “0” “0” “0” SF3 SF2 SF1 SF0 “0” “0” “0” “0” “0” “0” “0” “0” 0000h
7Ch Vendor ID1
“0” “1” “0” “0” “0” “0” “0” “1” “0” “1” “0” “0” “1” “0” “1” “1” 414Bh
7Eh Vendor ID2(AK4545) “0” “1” “0” “0” “1” “1” “0” “1” “0” “0” “0” “0” “0” “1” “1” “1” 4D07h
*) Vender ID of AKM is “AKM” :This ID has been approved by Intel.
*) The AK4545 outputs “X” bits as “0”.
*) A write on “Invalid” registers will not affect operation of the AK4545 .
*) ANL, DAC, ADC Bit in register 26h are all “0” following cold reset. When each section is ready for normal
operation, the coresponding bit becomes “1”. The Powerdown register(26h) is not affected by a write to Reset
register(0h). See “Mixer Registers” in AC’97 specification for details. Vref is controlled only by PR3.
nReset Register (Index 00h)
<Write>
When any value is written to the AK4545 , all registers including 2Ah, 2Ch, and 32h in the AK4545 except for 26h
Powerdown/Control Register are reset to default values. The value of this register is not altered.
<Read>
Reading this register returns “2D50h”composed of the ID code of the part, a code for the type of 3D enhancement, 18
bit ADC/DAC resolution, and a code for True Line Level Out.
*Setting D14 – D10 “01011” means AKM 3D enhancement which is registered in Audio Codec ’97 Component
Specification Rev 1.03 and 2.1 .
*Setting D8 “1” means 18bit ADC resolution and D6 ”1” means 18bit DAC resolution.
*Setting D4 “1” means True Line Level Out is supported with Volume Control(Index 04h).
MS0058-E-00
- 20 -
2000/11