English
Language : 

AK4533 Datasheet, PDF (20/40 Pages) Asahi Kasei Microsystems – Audio Codec with Touch Screen Controller
[ASAHI KASEI]
Table 2 shows the control registers. (See " „Touch Screen Control Register " for the detail of 07h register)
Note that MCLK should be present when a register is accessed.
Addr
00
01
02
03
04
05
06
07
D7
D6
D5
D4
D3
D2
D1
D0
AGC Control
Limit/Recovery Control
IPGA Control
Recovery Reference Level
DATT Control
Audio Powerdown &
Clock Control
Reserve
Touch Screen Control
AGC
LSTEP1
X
X
Mute
MSEL
X
LSTEP0
IPGA6
REF6
X
X
X
X
IPGA5
REF5
X
X
X
X
X
TSPD
PW
X
X
X
IPGA4
REF4
X
X
X
RSTEP1
IPGA3
REF3
M3
X
X
RSTEP0
IPGA2
REF2
M2
DARPD
TH1
RWT1
IPGA1
REF1
M1
DALPD
TH0
RWT0
IPGA0
REF0
M0
ADPD
X
X
X
X
X
X
D3
D2
D1
D0
(The value of the registers is cleared and is set to default value when PDB pin or RESETB is set to "L".)
Table 2. The AK4533 Register Map
Default
03
01
10
36
00
07
00
80
AGC Control
When AGC bit is set to "0", AGC operation is inhibited. IPGA can be changed by writing to IPGA Control Register directly if AGC bit
is "0". When AGC bit is set to "1", AGC function is activated.
Before AGC operation, related registers, 00h - 03h, and MSEL (05h), should be set to appropriate value. (TH1/TH0 bits and AGC bit
can be set at the same time.)
Note that MSEL bit must be changed under power-down state (D0, D1, and D2 is set to "1")
When AGC operation starts, the AK4533 uses the value of IPGA Control Register as initial value. After that, IPGA value is updated
automatically. When the read of 02h register is executed, the AK4533 outputs the value which is updated by AGC circuit. Note that the
value is not the same as the value that was stored at the start of AGC operation. The write operation to 02h register is ignored.
When ADC is set to power-down mode (ADPD="1"), 00h - 03h registers are set to default values. After power-down mode is cleared
(ADPD = "0"), the write to the register is enabled. The period (516Ts@ MSEL="1", 260TS@MSEL=“0”) is required until VREFAD
is stable. The write to the registers is possible in this initial period, but AGC function is disabled for this period. The AK4533 initiates
AGC operation automatically after the end of the period.
Addr = 00h AGC: AGC Operation Enable
(0: Disable 1: Enable)
“1”: AGC Operation ”0”: Gain can be changed directly through A/T I/F
<Revision 0.9a>
19
July 00