AK4524 Datasheet, PDF (20/31 Pages) Asahi Kasei Microsystems – 24BIT 96KHZ AUDIO CODEC

ASAHI KASEI
[AK4524]
n Control Register Setup Sequence
When PD pin goes “L” to “H” upon power-up etc., the AK4524 should operate by the next sequence. In this case, all
control registers are set to initial values and the AK4524 is in the reset state.
(1) Set the clock mode and the audio data interface mode.
(2) Cancel the reset state by setting RSTAD or RSTDA to “1”. Refer to Reset Contorl Register (01H).
(3) ADC outputs and DAC outputs should be muted externally until cancelling each reset state. In master mode, there is
a possibility the frequency and duty of LRCK and BICK outputs become an abnormal state.
The clock mode should be changed after setting RSTAD and RSTDA to “0”. At that time, ADC outputs and DAC outputs
should be muted externally. In master mode, there is a possibility the frequency and duty of LRCK and BICK outputs
become an abnormal state.
n Register Definitions
Addr
00H
Register Name
Power Down Control
RESET
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
0
0
PWVR PWAD PWDA
0
0
0
0
0
1
1
1
PWDA: DAC power down
0: Power down
1: Power up
Only DAC section is powered down by “0” and then the AOUTs go Hi-Z immediately. The OATTs also go
“00H”. But the contents of all register are not initialized and enabled to write to the registers. After exiting
the power down mode, the OATTs fade in the setting value of the control register (06H & 07H). The analog
outputs should be muted externally as some pop noise may occur when entering to and exiting from this
mode.
PWAD: ADC power down
0: Power down
1: Power up
Only ADC section is powered down by “0” and then the SDTO goes “L” immediately. The IPGAs also go
“00H”. But the contents of all register are not initialized and enabled to write to the registers. After exiting
the power down mode, the IPGAs fade in the setting value of the control register (04H & 05H). At that time,
ADCs output “0” during first 516 LRCK cycles.
PWVR: Vref power down
0: Power down
1: Power up
All sections are powered down by “0” and then both ADC and DAC do not operate. The contents of all
register are not initialized and enabled to write to the registers. When PWAD and PWDA go “0” and PWVR
goes “1”, only VREF section can be powered up.
M0050-E-01
- 20 -
1999/5