AK4388 Datasheet, PDF (12/18 Pages) Asahi Kasei Microsystems – 192kHz 24-Bit 2ch ΔΣ DAC

ASAHI KASEI
[AK4388]
„ System Reset
The AK4388 must be reset once by bringing RSTN pin = “L” upon power-up. The AK4388 is powered up and the internal
timing starts clocking by LRCK “↑” after exiting reset and power down state by MCLK. The AK4388 is in the
power-down mode until LRCK are input.
„ Power ON/OFF timing
AK4388 is placed in the power-down mode by bringing RSTN pin “L” and the registers are initialized. The analog
outputs go to VCOM (VDD/2). Since some click noise occurs at the edge of the RSTN signal, the analog output should
be muted externally if the click noise influences system application.
Power
RSTN pin
Internal
State
Normal Operation
DAC In
(2)
(Digital)
“0”data
DAC Out
(3)
(Analog)
Clock In
Don’t care
MCLK,LRCK,BICK
DZF
External
Mute
(5)
Mute ON
GD ⁽¹⁾
Reset
(2)
“0”data
GD
(3)
(4)
Don’t care
(6)
Mute ON
Notes:
(1) The analog output corresponding to digital input has the group delay (GD).
(2) Analog outputs are VCOM (VDD/2) in power-down mode.
(3) Click noise occurs at the edge of RSTN signal. This noise is output even if “0” data is input.
(4) The external clocks (MCLK, BICK and LRCK) can be stopped in the power-down mode (RSTN pin = “L”).
(5) Mute the analog output externally if the click noise (3) influences the system application.
The timing example is shown in this figure.
(6) DZF pins are “L” in the power-down mode (RSTB pin = “L”).
Figure 6. Power-down/up Sequence Example
MS0485-E-01
- 12 -
2006/07