EVAL-ADF4108EBZ1 Datasheet, PDF (7/20 Pages) Analog Devices – PLL Frequency Synthesizer

Data Sheet
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
ADF4108
CPGND 1
AGND 2
AGND 3
RF_INB 4
RF_INA 5
PIN 1
INDICATOR
ADF4108
TOP VIEW
(Not to Scale)
15 MUXOUT
14 LE
13 DATA
12 CLK
11 CE
NOTES
1. THE EXPOSED PAD MUST BE
CONNECTED TO AGND.
Figure 3. Pin Configuration
Table 4. Pin Function Descriptions
Pin No. Mnemonic Description
1
CPGND
Charge Pump Ground. This is the ground return path for the charge pump.
2, 3
AGND
Analog Ground. This is the ground return path of the prescaler.
4
RFINB
Complementary Input to the RF Prescaler. This point must be decoupled to the ground plane with a small bypass
capacitor, typically 100 pF. See Figure 11.
5
RFINA
Input to the RF Prescaler. This small signal input is ac-coupled to the external VCO.
6, 7
AVDD
Analog Power Supply. This voltage may range from 3.2 V to 3.6 V. Decoupling capacitors to the analog ground
plane should be placed as close as possible to this pin. AVDD must be the same value as DVDD.
8
REFIN
Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and a dc equivalent input resistance of
100 kΩ. See Figure 10. This input can be driven from a TTL or CMOS crystal oscillator or it can be ac-coupled.
9, 10
DGND
Digital Ground.
11
12
13
14
15
16, 17
18
19
CE
CLK
DATA
LE
MUXOUT
DVDD
VP
RSET
Chip Enable. A logic low on this pin powers down the device and puts the charge pump output into three-state
mode. Taking the pin high powers up the device, depending on the status of the power-down bit, F2.
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the
24-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.
Serial Data Input. The serial data is loaded MSB first with the 2 LSBs being the control bits. This input is a high
impedance CMOS input.
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four
latches, the latch being selected using the control bits.
This multiplexer output allows either the lock detect, the scaled RF, or the scaled reference frequency to be
accessed externally.
Digital Power Supply. This may range from 3.2 V to 3.6 V. Decoupling capacitors to the digital ground plane should
be placed as close as possible to this pin. DVDD must be the same value as AVDD.
Charge Pump Power Supply. This voltage should be greater than or equal to VDD. In systems where VDD is 3.3 V, it
can be set to 5 V and used to drive a VCO with a tuning range of up to 5 V.
Connecting a resistor between this pin and CPGND sets the maximum charge pump output current. The nominal
voltage potential at the RSET pin is 0.66 V. The relationship between ICP and RSET is
25.5
I_{CP MAX} =
R _SET
20
CP
EP
with RSET = 5.1 kΩ, ICP MAX = 5 mA.
Charge Pump Output. When enabled, this pin provides ±ICP to the external loop filter, which in turn drives the
external VCO.
Exposed Pad. The exposed pad must be connected to AGND.
Rev. B | Page 7 of 20