English
Language : 

ADSP-21469 Datasheet, PDF (53/56 Pages) Analog Devices – SHARC Processor material that is subject to change without notice
Preliminary Technical Data
ADSP-21469/ADSP-21469W
PBGA PINOUT
Table 48 lists the pin assignments of the ADSP-21469 SHARC
processor.
Table 48. 19 mm by 19 mm PBGA Pin Assignment (Alphabetically by Signal)
Signal
Ball
Signal
Ball
Signal
Ball
Signal
Ball
AMI_ACK
R10
BR3
T8
DDR2_ADDR14 B17
DPI_P3
T1
AMI_ADDR0
V16
BR4
V9
DDR2_ADDR15 A17
DPI_P4
R1
AMI_ADDR1
U16
BR5
U9
DDR2_BA0
C18
DPI_P5
P1
AMI_ADDR2
T16
BR6
T9
DDR2_BA1
C17
DPI_P6
P2
AMI_ADDR3
R16
CLK_CFG0
G1
DDR2_BA2
B18
DPI_P7
P3
AMI_ADDR4
V15
CLK_CFG1
G2
DDR2_CAS
C7
DPI_P8
P4
AMI_ADDR5
U15
CLKIN
L1
DDR2_CKE
E1
DPI_P9
N1
AMI_ADDR6
T15
CLKOUT/RESETOUT/RUNRSTIN M2
DDR2_CLK0
B7
DPI_P10
N2
AMI_ADDR7
R15
DAI_P1
R7
DDR2_CLK0
A7
DPI_P11
N3
AMI_ADDR8
V14
DAI_P2
V6
DDR2_CLK1
B13
DPI_P12
N4
AMI_ADDR9
U14
DAI_P3
U6
DDR2_CLK1
A13
DPI_P13
M3
AMI_ADDR10 T14
DAI_P4
T6
DDR2_CS0
C1
DPI_P14
M4
AMI_ADDR11 R14
DAI_P5
R6
DDR2_CS1
D1
EMU
K2
AMI_ADDR12 V13
DAI_P6
V5
DDR2_CS2
C2
FLAG0
R8
AMI_ADDR13 U13
DAI_P7
U5
DDR2_CS3
D2
FLAG1
V7
AMI_ADDR14 T13
DAI_P8
T5
DDR2_DATA0
B2
FLAG2
U7
AMI_ADDR15 R13
DAI_P9
R5
DDR2_DATA1
A2
FLAG3
T7
AMI_ADDR16 V12
DAI_P10
V4
DDR2_DATA2
B3
ID_0
G3
AMI_ADDR17 U12
DAI_P11
U4
DDR2_DATA3
A3
ID_1
G4
AMI_ADDR18 T12
DAI_P12
T4
DDR2_DATA4
B5
ID_2
G5
AMI_ADDR19 R12
DAI_P13
R4
DDR2_DATA5
A5
LACK_0
K17
AMI_ADDR20 V11
DAI_P14
V3
DDR2_DATA6
B6
LACK_1
P17
AMI_ADDR21 U11
DAI_P15
U3
DDR2_DATA7
A6
LCLK_0
J18
AMI_ADDR22 T11
DAI_P16
T3
DDR2_DATA8
B8
LCLK_1
N18
AMI_ADDR23 R11
DAI_P17
R3
DDR2_DATA9
A8
LDAT0_0
E18
AMI_DATA0
U18
DAI_P18
V2
DDR2_DATA10 B9
LDAT0_1
F17
AMI_DATA1
T18
DAI_P19
U2
DDR2_DATA11 A9
LDAT0_2
F18
AMI_DATA2
R18
DAI_P20
T2
DDR2_DATA12 A11
LDAT0_3
G17
AMI_DATA3
P18
DDR2_ADDR0
D13
DDR2_DATA13 B11
LDAT0_4
G18
AMI_DATA4
V17
DDR2_ADDR1
C13
DDR2_DATA14 A12
LDAT0_5
H16
AMI_DATA5
U17
DDR2_ADDR2
D14
DDR2_DATA15 B12
LDAT0_6
H17
AMI_DATA6
T17
DDR2_ADDR3
C14
DDR2_DM0
C3
LDAT0_7
J16
AMI_DATA7
R17
DDR2_ADDR4
B14
DDR2_DM1
C11
LDAT1_0
K18
AMI_MS0
T10
DDR2_ADDR5
A14
DDR2_DQS0
A4
LDAT1_1
L16
AMI_MS1
U10
DDR2_ADDR6
D15
DDR2_DQS0
B4
LDAT1_2
L17
AMI_RD
J4
DDR2_ADDR7
C15
DDR2_DQS1
A10
LDAT1_3
L18
AMI_WR
V10
DDR2_ADDR8
B15
DDR2_DQS1
B10
LDAT1_4
M16
BOOT_CFG0
J2
DDR2_ADDR9
A15
DDR2_ODT
B1
LDAT1_5
M17
BOOT_CFG1
J3
DDR2_ADDR10
D16
DDR2_RAS
C9
LDAT1_6
N16
BOOT_CFG2
H3
DDR2_ADDR11
C16
DDR2_WE
C10
LDAT1_7
P16
BR1
V8
DDR2_ADDR12
B16
DPI_P1
R2
NC
F1
BR2
U8
DDR2_ADDR13
A16
DPI_P2
U1
NC
K3
Rev. PrB | Page 53 of 56 | November 2008