English
Language : 

EVAL-AD5933EB Datasheet, PDF (4/40 Pages) Analog Devices – 1 MSPS, 12-Bit Impedance Converter, Network Analyzer
AD5933
Data Sheet
SPECIFICATIONS
VDD = 3.3 V, MCLK = 16.776 MHz, 2 V p-p output excitation voltage @ 30 kHz, 200 kΩ connected between Pin 5 and Pin 6; feedback
resistor = 200 kΩ connected between Pin 4 and Pin 5; PGA gain = ×1, unless otherwise noted.
Table 1.
Parameter
Min
SYSTEM
Impedance Range
1K
Total System Accuracy
System Impedance Error Drift
TRANSMIT STAGE
Output Frequency Range2
1
Output Frequency Resolution
MCLK Frequency
Internal Oscillator Frequency3
Internal Oscillator Temperature Coefficient
TRANSMIT OUTPUT VOLTAGE
Range 1
AC Output Excitation Voltage4
DC Bias5
DC Output Impedance
Short-Circuit Current to Ground at VOUT
Range 2
AC Output Excitation Voltage4
DC Bias5
DC Output Impedance
Short-Circuit Current to Ground at VOUT
Range 3
AC Output Excitation Voltage4
DC Bias5
DC Output Impedance
Short-Circuit Current to Ground at VOUT
Range 4
AC Output Excitation Voltage4
DC Bias5
DC Output Impedance
Short-Circuit Current to Ground at VOUT
SYSTEM AC CHARACTERISTICS
Signal-to-Noise Ratio
Total Harmonic Distortion
Spurious-Free Dynamic Range
Wide Band (0 MHz to 1 MHz)
Narrow Band (±5 kHz)
Y Version1
Typ
Max
10 M
0.5
30
0.1
16.776
30
100
16.776
Unit
Test Conditions/Comments
Ω
%
ppm/°C
100 Ω to 1 kΩ requires extra buffer
circuitry, see the Measuring Small
Impedances section
2 V p-p output excitation voltage at
30 kHz, 200 kΩ connected between
Pin 5 and Pin 6
kHz
Hz
MHz
MHz
ppm/°C
<0.1 Hz resolution achievable using
DDS techniques
Maximum system clock frequency
Frequency of internal clock
1.98
1.48
200
±5.8
0.97
0.76
2.4
±0.25
0.383
0.31
1
±0.20
0.198
0.173
600
±0.15
60
−52
−56
−85
V p-p
V
Ω
mA
V p-p
V
kΩ
mA
V p-p
V
kΩ
mA
V p-p
V
Ω
mA
dB
dB
dB
dB
See Figure 4 for output voltage
distribution
DC bias of the ac excitation signal;
see Figure 5
TA = 25°C
TA = 25°C
See Figure 6
DC bias of output excitation signal;
see Figure 7
See Figure 8
DC bias of output excitation signal;
see Figure 9
See Figure 10
DC bias of output excitation signal.
See Figure 11
Rev. E | Page 4 of 40