SSM2604 Datasheet, PDF (21/28 Pages) Analog Devices – Low Power Audio Codec

POWER MANAGEMENT, ADDRESS 0x06
Table 19. Power Management Register Bit Map
D8
D7
D6
D5
D4
0
PWROFF
CLKOUT
OSC
1
SSM2604
D3
D2
D1
DAC
ADC
1
D0
LINEIN
Table 20. Description of Power Management Register Bits
Bit Name
Description
PWROFF
Whole chip power-down control
CLKOUT
Clock output power-down control
OSC
Crystal power-down control
DAC
DAC power-down control
ADC
ADC power-down control
LINEIN
Line input power-down control
Settings
0 = power up
1 = power down (default)
0 = power up (default)
1 = power down
0 = power up (default)
1 = power down
0 = power up
1 = power down (default)
0 = power up
1 = power down (default)
0 = power up
1 = power down (default)
Power Consumption
Table 21.
Mode
Record and Playback
Playback Only
Oscillator Enabled
External Clock
Record Only
Line Clock
Line Oscillator
Analog Bypass
(Line Input or Line Output)
External Line
Internally Generated Line
Power-Down
External Clock
Oscillator
PWROFF
0
0
0
0
0
CLKOUT
0
0
1
0
0
AVDD DVDD
OSC DAC ADC LINEIN (3.3 V) (3.3 V) Unit
0
0
0
0
9.41
3.7
mA
0
0
1
1
1
0
1
1
4.45
1.9
mA
4.56
1.9
mA
0
1
0
0
1
1
0
0
4.31
2.0
mA
4.33
2.0
mA
0
0
1
1
1
0
1.88
0.21
mA
0
0
1
1
1
0
1.88
0.25
mA
1
1
1
1
1
1
0.002
0.015
mA
1
1
1
1
1
1
0.002
0.015
mA
Rev. 0 | Page 21 of 28