ADSP-TS202S Datasheet, PDF (16/40 Pages) Analog Devices – TigerSHARC Embedded Processor

ADSP-TS202S
Preliminary Technical Data
Table 8. Pin Definitions—External Port SDRAM Controller (Continued)
Signal
Type
Term
Description
SDA10
O/T
nc
(pu_0)
SDRAM Address bit 10 pin. Separate A10 signals enable SDRAM refresh operation
while the DSP executes non-SDRAM transactions.
SDCKE
I/O/T
nc
(pu_m/
pd_m)
SDRAM Clock Enable. Activates the SDRAM clock for SDRAM self-refresh or suspend
modes. A slave DSP in a multiprocessor system does not have the pullup or pulldown.
A master DSP (or ID=0 in a single processor system) has a pullup before granting the
bus to the host, except when the SDRAM is put in self refresh mode. In self refresh
mode, the master has a pulldown before granting the bus to the host.
SDWE
I/O/T
nc
(pu_0)
SDRAM Write Enable. When sampled low while CAS is active, SDWE indicates an
SDRAM write access. When sampled high while CAS is active, SDWE indicates an
SDRAM read access. In other SDRAM accesses, SDWE defines the type of operation to
execute according to SDRAM specification.
I = input; A = asynchronous; O = output; OD = open drain output; T = Three-State; P = power supply; G = ground;
pd = internal pulldown 5 kΩ; pu = internal pullup 5 kΩ; pd_0 = internal pulldown 5 kΩ on DSP ID=0; pu_0 = internal pullup 5 kΩ on DSP
ID=0; pu_od_0 = internal pullup 500Ω on DSP ID=0; pd_m = internal pulldown 5 kΩ on DSP bus master; pu_m = internal pullup 5 kΩ on DSP
bus master; pu_ad = internal pullup 40 kΩ; For more pulldown and pullup information, see Electrical Characteristics on page 21.
Term (for termination) column symbols: epd = External pull-down approximately 5 kΩ to V_SS; epu = External pull-up approximately 5 kΩ
to V_{DD_IO}, nc = Not connected; au = Always used.
Table 9. Pin Definitions—JTAG Port
Signal
EMU
Type
O/OD
Term
nc¹
Description
Emulation. Connected to the DSP’s JTAG emulator target board connector only.
TCK
I
epd or epu¹ Test Clock (JTAG). Provides an asynchronous clock for JTAG scan.
TDI
I
nc¹
Test Data Input (JTAG). A serial data input of the scan path.
(pu_ad)
TDO
O/T
nc¹
Test Data Output (JTAG). A serial data output of the scan path.
TMS
I
nc¹
Test Mode Select (JTAG). Used to control the test state machine.
(pu_ad)
TRST
I/A
au
(pu_ad)
Test Reset (JTAG). Resets the test state machine. TRST must be asserted or pulsed low
after power up for proper device operation. For more information, see Reset and
Booting on page 9.
I = input; A = asynchronous; O = output; OD = open drain output; T = Three-State; P = power supply; G = ground;
pd = internal pulldown 5 kΩ; pu = internal pullup 5 kΩ; pd_0 = internal pulldown 5 kΩ on DSP ID=0; pu_0 = internal pullup 5 kΩ on DSP
ID=0; pu_od_0 = internal pullup 500Ω on DSP ID=0; pd_m = internal pulldown 5 kΩ on DSP bus master; pu_m = internal pullup 5 kΩ on DSP
bus master; pu_ad = internal pullup 40 kΩ; For more pulldown and pullup information, see Electrical Characteristics on page 21
Term (for termination) column symbols: epd = External pull-down approximately 5 kΩ to V_SS; epu = External pull-up approximately 5 kΩ
to V_{DD_IO}, nc = Not connected; au = Always used.
1 _{See the reference on page 11 to the JTAG emulation technical reference EE-68.}
Rev. PrB | Page 16 of 40 | December 2003