PAC5223 Datasheet, PDF (17/67 Pages) Active-Semi, Inc – Power Application Controller

Table 8. I/O Ports Pin Description (Continued)
PIN NAME
PIN NUMBER
PD0/SWDIO
39
PD1/SWDCL/EXTCLK
38
PD2/PWMA3/PWMA4/PWMB0
37
PD3/PWMA5/PWMA7/PWMB1
36
PD5/PWMA5/PWMC1
35
PD7/PWMA6/PWMD0
34
PE0/SPICLK
40
PE1/SPIMOSI/UARTTX
41
PE2/SPIMISO/UARTRX
42
FUNCTION
PD0
SWDIO
PD1
SWDCL
EXTCLK
PD2
PWMA3
PWMA4
PWMB0
PD3
PWMA5
PWMA7
PWMB1
PD5
PWMA5
PWMC1
PD7
PWMA6
PWMD0
PE0
SPICLK
PE1
SPIMOSI
UARTTX
PE2
SPIMISO
UARTRX
PAC5223
Power Application Controller
TYPE
I/O
I/O
I/O
I
I
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
I/O
I/O
I
DESCRIPTION
I/O port D0.
Serial wire debug I/O.
I/O port D1.
Serial wire debug clock.
External clock.
I/O port D2.
Timer A PWM/capture 3.
Timer A PWM/capture 4.
Timer B PWM/capture 0.
I/O port D3.
Timer A PWM/capture 5.
Timer A PWM/capture 7.
Timer B PWM/capture 1.
I/O port D5.
Timer A PWM/capture 5.
Timer C PWM/capture 1.
I/O port D7.
Timer A PWM/capture 6.
Timer D PWM/capture 0.
I/O port E0.
SPI clock.
I/O port E1.
SPI master out slave in (MOSI).
UART transmit output.
I/O port E2.
SPI master in slave out (MISO).
UART receive input.
- 17 -
Rev 1.10‒January 28, 2016