Z80230 Datasheet, PDF (7/12 Pages) Zilog, Inc. – ESCC™ ENHANCED SERIAL COMMUNICATION CONTROLLER

AC CHARACTERISTICS
Z80230 Read/Write Timing Table
No Symbol
Parameter
10 MHz
Min Max
1 TwAS
/AS Low Width
30
2 TdDS(AS) /DS Rise to /AS Fall Delay
10
3 TsCSO(AS) /CS0 to /AS Rise Setup Time
0
4 ThCSO(AS) /CS0 to /AS Rise Hold Time
20
5 TsCS1(DS) CS1 to /DS Fall Setup Time
50
6 ThCS1(DS) CS1 to /DS Rise Hold Time
20
7 TslA(AS)
/INTACK to /AS Rise Setup Time
10
8 ThlA(AS)
/INTACK to /AS Rise Hold Time
125
9 TsRWR(DS) R//W (Read) to /DS Fall Setup Time
50
10 ThRW(DS) R//W to /DS Rise Hold Time
0
11 TsRWW(DS) R//W (Write) to /DS Fall Setup Time
0
12 TdAS(DS) /AS Rise to /DS Fall Delay
20
13 TwDSl
14 TrC
15 TsA(AS)
16 ThA(AS)
/DS Low Width
Valid Access Recovery Time
Address to /AS Rise Setup Time
Address to /AS Rise Hold Time
125
4TcPc
10
20
17 TsDW(DS) Write Data to /DS Fall Setup Time
10
18 ThDW(DS) Write Data to /DS Rise Hold Time
0
19 TdDS(DA) /DS Fall to Data Active Delay
0
20 TdDSr(DR) /DS Rise to Read Data Not Valid Delay
0
21 TdDSf(DR) /DS Fall to Read Data Valid Delay
120
22 TdAS(DR) /AS Rise to Read Data Valid Delay
190
23 TdDS(DRz) /DS Rise to Read Data Float Delay
35
24 TdA(DR)
Address Required Valid to Read Data Valid Delay
210
25 TdDS(W)
/DS Fall to Wait Valid Delay
26 TdDSf(REQ) /DS Fall to /W//REQ Not Valid Delay
27 TdDSr(REQ) /DS Fall to /DTR//REQ Not Valid Delay
28 TdAS(INT) /AS Rise to /INT Valid Delay
160
160
4TcPc
500
29 TdAS(DSA) /AS Rise to /DS Fall (Acknowledge) Delay
225
30 TwDSA
/DS (Acknowledge) Low Width
125
31 TdDSA(DR) /DS Fall (Acknowledge) to Read Data Valid Delay
32 TslEl(DSA) IEI to /DS Fall (Acknowledge) Setup Time
80
33 ThlEl(DSA) IEI to /DS Rise (Acknowledge) Hold Time
34 TdlEl(IEO) IEI to IEO Delay
35 TdAS(IEO) /AS Rise to IEO Delay
36 TdDSA(INT) /DS Fall (Acknowledge) to /INT Inactive Delay
0
90
175
450
37 TdDS(ASQ) /DS Rise to /AS Fall Delay for No Reset
38 TdASQ(DS) /AS Rise to /DS Fall Delay for No Reset
39 TwRES
/AS and /DS Coincident Low for Reset
40 TwPCl
PCLK Low Width
15
15
100
40 100
16 MHz
Min Max
20
10
0
15
35
10
10
100
30
0
0
15
80
4TcPc
10
10
10
0
0
0
70
110
20
100
60
60
4TcPc
175
50
75
70
50
0
45
80
200
10
10
75
26 1000
Notes*
[1]
[1]
[1]
[1]
[1]
[2]
[1]
[1]
[3]
[4]
[4]
[5]
[6]
[4]
[7]
7