English
Language : 

Z80230 Datasheet, PDF (1/12 Pages) Zilog, Inc. – ESCC™ ENHANCED SERIAL COMMUNICATION CONTROLLER
CUSTOMER PROCUREMENT SPECIFICATION
GENERAL DESCRIPTION
The Zilog Enhanced Serial Communications Controller,
Z80230 ESCC, is a pin and software compatible CMOS
member of the SCC family introduced by Zilog in 1981. The
ESCC is a dual-channel, full-duplex data communications
controller capable of supporting a wide range of popular
protocols. The ESCC is built from Zilog’s industry standard
SCC core and is compatible with designs using Zilog’s
SCC to receive and transmit data. It has many improve-
ments that significantly reduce CPU overhead. The addi-
tion of a 4-byte transmit FIFO and an 8-byte receive FIFO
significantly reduces the overhead required to provide
data to, and get data from, the transmitters and receivers.
Z80230
ESCC™ ENHANCED
SERIAL COMMUNICATION CONTROLLER
The CPU hardware interface has been simplified by reliev-
ing the databus setup time requirement and supporting
the software generation of the interrupt acknowledge sig-
nal (INTACK). These changes allow an interface with less
external logic to many microprocessor families while main-
taining compatibility with existing designs. I/O handling of
the ESCC is improved over the SCC with faster response
of the /INT and /DTR//REQ pins.
The many enhancements added to the ESCC permits a
system design that increases overall system performance
with better data handling and less interface logic.
The ESCC also has many features that improve packet
handling in SDLC mode. The ESCC will automatically:
transmit a flag before the data, reset the Tx Underrun/EOM
latch, force the TxD pin high at the appropriate time when
using NRZI encoding, deassert the /RTS pin after the
closing flag, and better handle ABORTed frames when
using the 10x19 status FIFO. The combination of these
features along with the deeper data FIFOs significantly
simplifies SDLC driver software.
Notes:
All Signals with a preceding front slash, "/", are active Low, e.g.:
B//W (WORD is active Low); /B/W (BYTE is active Low, only).
Power connections follow conventional descriptions below:
Connection
Circuit
Device
Power
VCC
VDD
Ground
GND
VSS
DC-4021-05 (7-07-92)
1