MT90883 Datasheet, PDF (60/97 Pages) Zarlink Semiconductor Inc – TDM to Packet Processors

MT90880/1/2/3
Data Sheet
Fields from Packet Engine Control Register:
Control Register Field
Value
Comment
CPU_SEL1
CPU_PRI1
Byte offset to Context Descriptor
set to 0
don't care
18
TDM traffic
Not CPU traffic
18 bytes in header before the CD
Table 22 - Control Register Fields for Example Traffic Class 1
Traffic Class 2: Ethernet - IPv4 - UDP - CDP
Configure the mask and match registers in the packet engine to direct TDM traffic to the WAN interface.
Protocol Field
Mask
Match / Comment
Ethernet
Destination MAC address
Mask
If the MAC is programmed into promiscuous mode then the
destination MAC address must be matched,
Source MAC address
Mask
Length / Type field
Allow match 0x0800 (IP)
IPv4
Version
Allow match 0b0100
Internet Header Length (IHL) Allow match 0d20
Type of Service (TOS)
Mask
Total Length
Mask
Identification
Mask
Flags
Allow match 0b010 - Ensure set to don't fragment
Fragment Offset
Mask
Time to Live (TTL)
Mask
Protocol
Allow Match 0d17 (UDP)
Header Checksum
Mask
Source IP address
Mask
Destination IP address
Allow Match Check the packet has the right IP address for TDM data.
UDP
Source Port
Allow match Must be set to the appropriate value for TDM traffic.
Destination Port
Allow match Must be set to the appropriate value for TDM traffic.
Length
Mask
Table 23 - Pattern Matching for Example Traffic Class 2
60
Zarlink Semiconductor Inc.