English
Language : 

ZL50018 Datasheet, PDF (58/136 Pages) Zarlink Semiconductor Inc – 2 K Digital Switch with Enhanced Stratum 3 DPLL
ZL50018
Data Sheet
External Read/Write Address: 0001H
Reset Value: 0000H
15
14
13
12
11
10
0
0
0
0
0
0
9
8
7
6
5
4
3
2
1
0
0
STIO_ BDH
BDL RBER TBER BPD BPD BPD MBPS
PD_EN
EN
EN
2
1
0
Bit
Name
Description
0
MBPS Memory Block Programming Start
A zero to one transition of this bit starts the memory block programming function. The
MBPS and BPD2 - 0 bits in this register must be defined in the same write operation.
Once the MBPE bit in the Control Register is set to high, the device requires two
frames to complete the block programming. After the programming function has fin-
ished, the MBPS bit returns to low, indicating the operation is completed. When MBPS
is high, MBPS or MBPE can be set to low to abort the programming operation.
Whenever the microprocessor writes a one to the MBPS bit, the block programming
function is started. As long as this bit is high, the user must maintain the same logical
value to the other bits in this register to avoid any change in the device setting.
Table 19 - Internal Mode Selection Register (IMS) Bits (continued)
External Read/Write Address: 0002H
Reset Value: 0000H
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
SRST SRST
SW DPLL
Bit
Name
Description
15 - 2
1
0
Unused Reserved. In normal functional mode, these bits MUST be set to zero.
SRSTSW
Software Reset Bit for Switch
When this bit is low, data switching blocks are in normal operation. When this bit is
high, data switching blocks are in software reset state.
Refer to Table 17, “Address Map for Registers (A13 = 0)” on page 52 for details
regarding which registers are affected.
SRSTDPLL
Software Reset Bit for DPLL
When this bit is low, the DPLL block is in normal operation. When this bit is high, the
DPLL block is in software reset state.
Refer to Table 17, “Address Map for Registers (A13 = 0)” on page 52 for details
regarding which registers are affected.
Table 20 - Software Reset Register (SRR) Bits
58
Zarlink Semiconductor Inc.