MT90871 Datasheet, PDF (1/65 Pages) Zarlink Semiconductor Inc – Flexible 8K Digital Switch (F8KDX)

MT90871
Flexible 8K Digital Switch (F8KDX)
Data Sheet
Features
• 8,192-channel x 8,192-channel non-blocking
unidirectional switching. The Backplane and
Local inputs and outputs can be combined to
form a non-blocking switching matrix with 32
stream inputs and 32 stream outputs.
• 4,096-channel x 4,096 channel non-blocking
Backplane to Local stream switch.
• 4,096-channel x 4,096 channel non-blocking
Local to Backplane stream switch.
• 4,096-channel x 4,096 channel non-blocking
Backplane input to Backplane output switch.
• 4,096-channel x 4,096 channel non-blocking
Local input to Local output stream switch.
• Rate conversion on all data paths, Backplane to
Local, Local to Backplane, Backplane to
Backplane and Local to Local streams.
• Backplane port accepts 16 ST-BUS streams with
data rates of 2.048Mb/s, 4.096Mb/s, 8.192Mb/s
or 16.384Mb/s in any combination.
• Local port accepts 16 ST-BUS streams with data
rates of 2.048Mb/s, 4.096Mb/s, 8.192Mb/s or
16.384Mb/s, in any combination.
December 2002
Ordering Information
MT90871AV 196 Ball LBGA
-40C to +85C
• Per-stream channel and bit delay for Local input
streams.
• Per-stream channel and bit delay for Backplane
input streams.
• Per-stream advancement for Local output
streams.
• Per-stream advancement for Backplane output
streams.
• Constant throughput delay for frame integrity.
• Per-channel high impedance output control for
Local and Backplane streams.
• Per-channel driven-high output control for Local
and Backplane streams.
• High impedance-control outputs for external
drivers on Backplane and Local port.
V_{DD_IO}
V_{DD_CORE} V_{SS (GND) RESET}
ODE
BSTi0-15
Backplane Data Memories
(4,096 channels)
Local
Interface
LSTi0-15
BSTo0-15
BCST0-1
BORS
FP8i
C8i
Backplane
Interface
Backplane
Connection Memory
(4,096 locations)
Local
Connection Memory
(4,096 locations)
Local
Interface
Backplane
Timing Unit
PLL
Local Data Memories
(4,096 channels)
Microprocessor Interface
and Internal Registers
Local
Timing
Unit
Test Port
LSTo0-15
LCST0-1
LORS
FP8o
FP16o
C8o
C16o
V_{DD_PLL}
DS CS R/W A14-A0 DTA D15-D0 TMS TDi TDo TCK TRST
Figure 1 - MT90871 Functional Block Diagram
Zarlink Semiconductor Inc.
1