English
Language : 

WM8912 Datasheet, PDF (120/128 Pages) Wolfson Microelectronics plc – Ultra Low Power DAC with Headphone Driver for Portable Audio Applications
WM8912
REGISTER BIT
LABEL
DEFAULT
DESCRIPTION
ADDRESS
R128 (80h)
9 IM_GPIO_BCL
1
GPIO4 interrupt mask
Interrupt
K_EINT
0 = do not mask interrupt
Status Mask
1 = mask interrupt
8 IM_WSEQ_EIN
1
Write sequencer interrupt mask
T
0 = do not mask interrupt
1 = mask interrupt
5 IM_GPIO1_EIN
1
GPIO1 interrupt mask
T
0 = do not mask interrupt
1 = mask interrupt
2 IM_FLL_LOCK
1
FLL Lock interrupt mask
_EINT
0 = do not mask interrupt
1 = mask interrupt
Register 80h Interrupt Status Mask
Production Data
REFER TO
REGISTER
ADDRESS
R129 (81h)
Interrupt
Polarity
BIT
LABEL
DEFAULT
DESCRIPTION
9 GPIO_BCLK_E
0
GPIO4 interrupt polarity
INT_POL
0 = active high
1 = active low
8 WSEQ_EINT_
POL
0
Write Sequencer interrupt polarity
0 = active high (interrupt is triggered when WSEQ is
busy)
1 = active low (interrupt is triggered when WSEQ is
idle)
5 GPIO1_EINT_
POL
0
GPIO1 interrupt polarity
0 = active high
1 = active low
2 FLL_LOCK_EI
NT_POL
0
FLL Lock interrupt polarity
0 = active high (interrupt is triggered when FLL Lock is
reached)
1 = active low (interrupt is triggered when FLL is not
locked)
Register 81h Interrupt Polarity
REFER TO
REGISTER
ADDRESS
R130 (82h)
Interrupt
Debounce
BIT
LABEL
DEFAULT
DESCRIPTION
9 GPIO_BCLK_E
0
GPIO4 interrupt debounce
INT_DB
0 = disabled
1 = enabled
8 WSEQ_EINT_
DB
0
Write Sequencer interrupt debounce enable
0 = disabled
1 = enabled
5 GPIO1_EINT_
DB
0
GPIO1 input debounce
0 = disabled
1 = enabled
2 FLL_LOCK_EI
NT_DB
0
FLL Lock debounce
0 = disabled
1 = enabled
Register 82h Interrupt Debounce
REFER TO
w
PD, Rev 4.0, September 2010
120