W25Q40BW_13 Datasheet, PDF (55/73 Pages) Winbond – 1.8V 4M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI

W25Q40BW
8.2.37 Program Security Registers (42h)
The Program Security Register instruction is similar to the Page Program instruction. It allows from one
byte to 256 bytes of security register data to be programmed at previously erased (FFh) memory
locations. A Write Enable instruction must be executed before the device will accept the Program Security
Register Instruction (Status Register bit WEL= 1). The instruction is initiated by driving the /CS pin low
then shifting the instruction code “42h” followed by a 24-bit address (A23-A0) and at least one data byte,
into the DI pin. The /CS pin must be held low for the entire length of the instruction while data is being
sent to the device.
ADDRESS
A23-16
A15-12
A11-8
A7-0
Security Register #0*
00h
0000
0000
Byte Address
Security Register #1
00h
0001
0000
Byte Address
Security Register #2
00h
0010
0000
Byte Address
Security Register #3
00h
0011
0000
Byte Address
* Please note that Security Register 0 is Reserved by Winbond for future use. It is
recommended to use Security registers 1- 3 before using register 0.
The Program Security Register instruction sequence is shown in figure 35. The Security Register Lock
Bits (LB3-0) in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is
set to 1, the corresponding security register will be permanently locked, Program Security Register
instruction to that register will be ignored (See 8.1.9, 8.2.21 for detail descriptions).
Instruction (42h)
Figure 35. Program Security Registers Instruction Sequence
- 55 -
Publication Release Date: October 11, 2013
Revision F