W9812G6JH Datasheet, PDF (24/42 Pages) Winbond – 2M × 4 BANKS × 16 BITS SDRAM

W9812G6JH
11.4 Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Auto-precharge)
CLK
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
tRC
RAS
CAS
WE
BS0
BS1
tRCD
A10 RAa
tRAS
tRCD
RBb
tRP
tRAS
tRAS
tRP
tRCD
RAc
A0-A9,
A11
RAa
DQM
CKE
DQ
Bank #0 Active
Bank #1
Bank #2
Idle
Bank #3
CAx
RBb
CBy
RAc
CAz
tAC
tAC
ax0 ax1 ax2 ax3 ax4 ax5 ax6 ax7 by0 by1
tAC
by4 by5 by6
CZ0
tRRD
Read
Active
tRRD
AP*
Read
Active
Read
AP*
* AP is the internal precharge start timing
- 24 -
Publication Release Date: Sep. 08, 2010
Revision A04