English
Language : 

W83195WG-413 Datasheet, PDF (11/27 Pages) Winbond – Winbond Clock Generator
3 Reserved
2 FS2_BACK
1 FS1_BACK
0 FS0_BACK
W83195WG-413/W83195CG-413
STEPLESS FOR ATI P4 CLOCK GENERATOR
X Reserved
R
X Power on latched value of FS2 pin. Default : 0
R
X Power on latched value of FS1 pin. Default : 0
R
X Power on latched value of FS0 pin. Default : 0
R
7.3 Register 2: ( Default : 03h )
BIT
AFFECTED PIN/
FUNCTION NAME(S)
7 CLREQA7#_Ctr
6 CLREQA6#_Ctr
5 CLREQA5#_Ctr
4 CLREQA4#_Ctr
3 CLREQA3#_Ctr
2 CLREQA0#_Ctr
PWD
FUNCTION DESCRIPTION
SRCCLK7 is controlled by the CLREQA# pin
0 1: Controllable
0: Uncontrollable
SRCCLK6 is controlled by the CLREQA# pin
0 1: Controllable
0: Uncontrollable
SRCCLK5 is controlled by the CLREQA# pin
0 1: Controllable
0: Uncontrollable
SRCCLK4 is controlled by the CLREQA# pin
0 1: Controllable
0: Uncontrollable
SRCCLK3 is controlled by the CLREQA# pin
0 1: Controllable
0: Uncontrollable
SRCCLK0 is controlled by the CLREQA# pin
0 1: Controllable
0: Uncontrollable
1 Reserved
1 Reserved
0 Reserved
1 Reserved
TYPE
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
7.4 Register 3: ( Default : 03h )
BIT
AFFECTED PIN/
FUNCTION NAME(S)
7 CLREQB7#_Ctr
6 CLREQB6#_Ctr
PWD
FUNCTION DESCRIPTION
SRCCLK7 is controlled by the CLREQB# pin
0 1: Controllable
0: Uncontrollable
SRCCLK6 is controlled by the CLREQB# pin
0 1: Controllable
0: Uncontrollable
TYPE
R/W
R/W
Publication Release Date: Feb 2006
-7-
Revision 0.6