English
Language : 

DG408L_11 Datasheet, PDF (1/15 Pages) Vishay Siliconix – Precision 8-Ch/Dual 4-Ch Low Voltage Analog Multiplexers
DG408L, DG409L
Vishay Siliconix
Precision 8-Ch/Dual 4-Ch Low Voltage Analog Multiplexers
DESCRIPTION
The DG408L, DG409L are low voltage pin-for-pin compatible
companion devices to the industry standard DG408, DG409
with improved performance.
Using BiCMOS wafer fabrication technology allows the
DG408L, DG409L to operate on single and dual supplies.
Single supply voltage ranges from 3 V to 12 V while dual
supply operation is recommended with ± 3 V to ± 6 V.
The DG408L is an 8 channel single-ended analog
multiplexer designed to connect one of eight inputs to a
common output as determined by a 3 bit binary address
(A0, A1, A2). The DG409L is a dual 4 channel differential
analog multiplexer designed to connect one of four
differential inputs to a common dual output as determined by
its 2 bit binary address (A0, A1). Break-before-make
switching action to protect against momentary crosstalk
between adjacent channels.
The DG408L, DG409L provides lower on-resistance, faster
switching time, lower leakage, less power consumption and
higher off-Isolation than the DG408, DG409.
FEATURES
• Halogen-free according to IEC 61249-2-21
Definition
• Pin-for-pin compatibility with DG408, DG409
• 2.7 V to 12 V single supply or ± 3 V to ± 6 V
dual supply operation
• Lower on-resistance: RDS(ON) - 17  typ.
• Fast switching: tON - 38 ns, tOFF - 18 ns
• Break-before-make guaranteed
• Low leakage: IS(off) - 0.2 nA max.
• Low charge injection: 1 pC
• TTL, CMOS, LV logic (3 V) compatible
• 82 dB off-isolation at 1 MHz
• 2000 V ESD protection (HBM)
• Compliant to RoHS Directive 2002/95/EC
BENEFITS
• High accuracy
• Single and dual power rail capacity
• Wide operating voltage range
• Simple logic interface
APPLICATIONS
• Data acquisition systems
• Battery operated equipment
• Portable test equipment
• Sample and hold circuits
• Communication systems
• SDSL, DSLAM
• Audio and video signal routing
FUNCTIONAL BLOCK DIAGRAMS AND PIN CONFIGURATIONS
DG408L
Dual-In- Line, SOIC and TSSOP
DG409L
Dual-In- Line, SOIC and TSSOP
A0 1
16 A1
EN 2 Decoders/Drivers 15 A2
V-
3
GND
14
S1 4
V+
13
S2 5
12 S5
S3 6
11 S6
S4 7
10 S7
D8
9
S8
Top View
A0 1
16 A1
EN 2 Decoders/Drivers 15 GND
V-
3
V+
14
S1a
4
S2a
5
13
S1b
12
S2b
S3a
6
11
S3b
S4a
7
10 S4b
Da 8
9
Db
Top View
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 71342
www.vishay.com
S11-1066-Rev. G, 30-May-11
1
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000