English
Language : 

DG408L_08 Datasheet, PDF (1/12 Pages) Vishay Siliconix – Precision 8-Ch/Dual 4-Ch Low Voltage Analog Multiplexers
DG408L/409L
Vishay Siliconix
Precision 8-Ch/Dual 4-Ch Low Voltage Analog Multiplexers
DESCRIPTION
The DG408L/409L are low voltage pin-for-pin compatible
companion devices to the industry standard DG408/409 with
improved performance.
Using BiCMOS wafer fabrication technology allows the
DG408L/409L to operate on single and dual supplies. Single
supply voltage ranges from 3 to 12 V while dual supply
operation is recommended with ± 3 to ± 6 V.
The DG408L is an 8 Channel single-ended analog
multiplexer designed to connect one of eight inputs to a
common output as determined by a 3 bit binary address (A0,
A1, A2). The DG409L is a dual 4 Channel differential analog
multiplexer designed to connect one of four differential
inputs to a common dual output as determined by its 2 bit
binary address (A0, A1). Break-before-make switching action
to protect against momentary crosstalk between adjacent
channels.
The DG408L/409L provides lower on-resistance, faster
switching time, lower leakage, less power consumption and
higher off-Isolation than the DG408/409.
FEATURES
• Pin-For-Pin compatibility with DG408/409
• 2.7- to 12 V Single Supply or ± 3 to ± 6 V
Dual Supply Operation
• Lower On-Resistance: rDS(on) - 17 Ω Typ.
• Fast Switching: tON - 38 ns, tOFF - 18 ns
• Break-Before-Make Guaranteed
• Low Leakage: IS(off) - 0.2 nA Max.
• Low Charge Injection: 1 pC
• TTL, CMOS, LV Logic (3 V) Compatible
• - 82 dB Off-Isolation at 1 MHz
• 2000 V ESD Protection (HBM)
BENEFITS
• High Accuracy
• Single and Dual Power Rail Capacity
• Wide Operating Voltage Range
• Simple Logic Interface
Pb-free
Available
RoHS*
COMPLIANT
APPLICATIONS
• Data Acquisition Systems
• Battery Operated Equipment
• Portable Test Equipment
• Sample and Hold Circuits
• Communication Systems
• SDSL, DSLAM
• Audio and Video Signal Routing
FUNCTIONAL BLOCK DIAGRAMS AND PIN CONFIGURATIONS
DG408L
Dual-In- Line, SOIC and TSSOP
DG409L
Dual-In- Line, SOIC and TSSOP
A0 1
16 A1
EN 2 Decoders/Drivers 15 A2
V-
3
GND
14
S1 4
V+
13
S2 5
12 S5
S3 6
11 S6
S4 7
10 S7
D
8
9
S8
Top View
A0 1
16 A1
EN 2 Decoders/Drivers 15 GND
V-
3
V+
14
S1a
4
13
S1b
S2a
5
12
S2b
S3a
6
11
S3b
S4a
7
10 S4b
Da 8
9
Db
Top View
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 71342
S-71241–Rev. E, 25-Jun-07
www.vishay.com
1