English
Language : 

XC6118_1 Datasheet, PDF (5/20 Pages) Torex Semiconductor – Voltage Detector with Separated Sense Pin & Delay Capacitor Pin
XC6118
Series
■ELECTRICAL CHARACTERISTICS
●XC6118xxxA
PARAMETER
Operating Voltage
Detect Voltage
Hysteresis Width
Detect Voltage
Line Regulation
Supply Current 1 (*2)
Supply Current 2 (*2)
Output Current (*3)
SYMBOL
VIN
VDF
VHYS
ΔVDF/
(ΔVIN・VDF)
ISS1
ISS2
IOUT1
IOUT2
CONDITIONS
VDF(T)=0.8~5.0V (*1)
VIN=1.0~6.0V
VIN=1.0~6.0V
VIN=1.0~6.0V
VSEN=VDF×0.9
VIN=1.0V
VIN=6.0V
VSEN=VDF×1.1
VIN=1.0V
VIN=6.0V
VSEN=0V, VDS=0.5V(Nch)
VIN=1.0V
VIN=2.0V
VIN=3.0V
VIN=4.0V
VIN=5.0V
VIN=6.0V
VSEN=6.0V,
VDS=0.5V(Pch)
VIN=1.0V
VIN=6.0V
CMOS Output
Leakage
Current
N-ch Open Drain
ILEAK
Output
VIN=6.0V, VSEN=6.0V,
VOUT=6.0V, Cd: Open
MIN.
1.0
0.1
0.8
1.2
1.6
1.8
1.9
TYP.
E-1
E-2
±0.1
0.4
0.4
0.8
0.9
0.7
1.6
2.0
2.3
2.4
2.5
-0.30
-1.00
0.20
0.20
MAX.
6.0
1.0
1.0
1.6
1.8
-0.08
-0.70
0.40
Ta=25℃
UNITS CIRCUITS
V
-
V
①
V
①
%/V
①
μA
②
μA
②
mA
③
mA
④
μA
③
Temperature Characteristics
ΔVDF/
(ΔTopr・VDF)
-40 oC≦Ta≦85 oC
±100
ppm/oC
①
Sense Resistance (*4)
Delay Resistance (*5)
RSEN
VSEN=5.0V VIN=0V
E-4
MΩ
⑤
RDELAY
VSEN=6.0V VIN=5.0V
Cd=0V
1.6
2.0
2.4
MΩ
⑥
Delay capacitance pin
Sink Current
ICD
Cd=0.5V, VIN=1.0V
200
μA
⑥
Delay Capacitance Pin Threshold
Voltage
VTCD
VSEN=6.0V VIN=1.0V
0.4
0.5
0.6
V
VSEN=6.0V VIN=6.0V
2.9
3.0
3.1
⑦
Undefined Operation (*6)
VUNS
VIN=VSEN=0~1.0V
0.3
0.4
V
⑧
Detect Delay Time (*7)
tDF0
VIN=6.0V, VSEN=6.0→0V
Cd: Open
30
230
μs
⑨
Release Delay Time (*8)
tDR0
VIN=6.0V, VSEN=0→6.0V
Cd: Open
30
200
μs
⑨
NOTE:
*1: VDF (T): Nominal detect voltage
*2: Current to the sense resistor is not included.
*3: IOUT2 is applied only to the XC6118C series (CMOS output).
*4: It is calculated from the voltage value and the current value of the VSEN.
*5: It is calculated from the voltage value of the VIN and the current value of the Cd.
*6: Maximum VOUT voltage when VIN is changed from 0V to 1.0V under connecting the VIN pin to the VSEN pin.
This value is effective only to the XC6118C series (CMOS output).
*7: Delay time from the time of VSEN=VDF to the time of VOUT= 0.6V when the VSEN falls.
*8: Delay time from the time of VIN= VDF +VHYS to the time of VOUT = 5.4V when the VSEN rises.
5/20