English
Language : 

DRV8839_16 Datasheet, PDF (9/25 Pages) Texas Instruments – Low-Voltage Dual H-Bridge Driver IC
www.ti.com
DRV8839
SLVSBN4B – JANUARY 2013 – REVISED DECEMBER 2015
7.3 Feature Description
7.3.1 Protection Circuits
The DRV8839 is fully protected against undervoltage, overcurrent, and overtemperature events.
7.3.1.1 Overcurrent Protection (OCP)
An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this
analog current limit persists for longer than the OCP time, all FETs in the H-bridge disables. After approximately
1 ms, the bridge will be re-enabled automatically.
Overcurrent conditions on both high-side and low-side devices; a short to ground, supply, or across the motor
winding result in an overcurrent shutdown.
7.3.1.2 Thermal Shutdown (TSD)
If the die temperature exceeds safe limits, all FETs in the H-bridge disables. Operation automatically resumes
once the die temperature has fallen to a safe level.
7.3.1.3 Undervoltage Lockout (UVLO)
If at any time the voltage on the VCC pin falls below the undervoltage lockout threshold voltage, all circuitry in
the device disables and internal logic resets. Operation resumes when VCC rises above the UVLO threshold.
FAULT
VCC undervoltage
(UVLO)
Overcurrent (OCP)
Thermal shutdown
(TSD)
CONDITION
VCC < VUVLO
IOUT > IOCP
TJ > TTSD
Table 1. Device Protection
ERROR REPORT
H-BRIDGE
None
Disabled
None
None
Disabled
Disabled
INTERNAL
CIRCUITS
Disabled
Operating
Operating
RECOVERY
VCC > VUVLO
tOCR
TJ < TTSD – THYS
7.4 Device Functional Modes
The DRV8839 is active when the nSLEEP pin is set to a logic high. When in sleep mode, the ½ H-bridge FETs
are disabled (High-Z).
OPERATING MODE
Operating
Sleep mode
Fault encountered
Table 2. Device Operating Modes
CONDITION
nSLEEP high
nSLEEP low
Any fault condition met
H-BRIDGE
Operating
Disabled
Disabled
INTERNAL CIRCUITS
Operating
Disabled
See Table 1
7.4.1 Bridge Control
The DRV8839 is controlled using separate enable and input pins for each ½-H-bridge.
The following table shows the logic for the DRV8839:
Table 3. Bridge Control
ENx
INx
OUTx
0
X
Z
1
0
L
1
1
H
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV8839
Submit Documentation Feedback
9