English
Language : 

BQ24085_17 Datasheet, PDF (8/42 Pages) Texas Instruments – 750-mA Single-Chip Li-Ion and Li-Pol Charge Management IC With Thermal Regulation
bq24085, bq24086, bq24087, bq24088
SLUS784E – DECEMBER 2007 – REVISED DECEMBER 2015
www.ti.com
7.6 Timing Requirements
over recommended operating range, TJ = 0 –125°C range, See the Application and Implementation section, typical values at
TJ = 25°C (unless otherwise noted), RTMR = 49.9 KΩ
PARAMETER
TEST CONDITIONS
MIN TYP MAX UNIT
POWER DOWN THRESHOLD – UNDERVOLTAGE LOCKOUT
tDGL(PG)
Deglitch time on power good
INPUT POWER DETECTION(1)
V(IN) = 0 V → 5 V in 1 μs to
PG:HI → LO
2
ms
tDGL(NOIN)
Delay time, input power not detected
status (2)
PG: LO →HI after tDGL(NOIN)
10 μs
tDLY(CHGOFF) Charger off delay
INPUT OVERVOLTAGE PROTECTION
Charger turned off after tDLY(CHGOFF), Measured
from PG: LO → HI; Timer reset after tDLY(CHGOFF)
25
ms
tDGL(OVDET) Input overvoltage detection delay
CE = HI or LO, Measured from V(IN) > V(OVP) to
PG: LO → HI; VIN increasing
100 μs
tDGL(OVNDET) Input overvoltage not detected delay(2)
VOLTAGE AND CURRENT REGULATION TIMING(3)
CE = HI or LO, Measured from V(IN) < V(OVP)
to PG: HI → LO; V(IN) decreasing
100 μs
tPWRUP(CHG)
Input power detection to full charge
current time delay
Measured from PG:HI → LO to I(OUT) > 100 mA,
CE = LO, IO(OUT) = 750 mA, V(BAT) = 3.5 V
25
ms
tPWRUP(EN)
Charge enable to full charge current
delay
Measured from CE:HI → LO to I(OUT) >100 mA,
IO(OUT) = 750 mA, V(BAT)= 3.5 V, V(IN) = 4.5 V,
Input power detected
25
ms
tPWRUP(LDO)
Input power detection to voltage
regulation delay, LDO mode set, no
battery or load connected
CHARGE TERMINATION DETECTION(4)
Measured from PG:HI → LO to V(OUT) > 90% of
charge voltage regulation;
V(TMR) = OPEN, LDO mode set, no battery and
no load at OUT pin, CE = LO
25
ms
tDGL(TERM)
Deglitch time, termination detected
BATTERY RECHARGE THRESHOLD
V(ISET) decreasing
50
ms
tDGL(RCH)
TIMERS (5)
Deglitch time, recharge detection
V(BAT) decreasing
350
ms
t(CHG)
K(CHG)
t(PCHG)
Charge safety timer range
Charge safety timer constant
Pre-charge safety timer range
t(CHG) = K(CHG) × RTMR ; thermal loop not active
V(BAT) > V(LOWV)
t(PCHG) = K(PCHG) × t(CHG) ; Thermal regulation
loop not active
3
0.08
1080
10 hours
0.1 0.12 hr/kΩ
3600 s
K(PCHG)
Pre-charge safety timer constant
BATTERY DETECTION THRESHOLDS
V(BAT) < V(LOWV)
0.08 0.1 0.12
t(DETECT)
Battery detection time
2 V < V(BAT) < VO(REG), Thermal regulation loop
not active; RTMR = 50 kΩ, IDET(down) or IDET (UP)
125
ms
(1) CE = HI or LOW, V(IN) > 3.5 V
(2) Specified by design, not production tested.
(3) V(IN) > V(OUT) + V(DO-MAX), charger enabled, no fault conditions detected, RTMR = 50 K or V(TMR) = OPEN; thermal regulation loop not
active.
(4) VO(REG) = 4.2 V, charger enabled, no fault conditions detected, thermal regulation loop not active, RTMR = 50 K or TMR pin open.
(5) CE = LO, charger enabled, no fault conditions detected, V(TMR) < 3 V, timers enabled.
7.7 Dissipation Ratings(1)
PACKAGE
10-pin DRC
θJC (°C/W)
3.21
θJA (°C/W)
46.87
(1) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a copper pad on the board. This is
connected to the ground plane by a 2×3 via matrix.
8
Submit Documentation Feedback
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: bq24085 bq24086 bq24087 bq24088