MSP430F2132-EP_16 Datasheet, PDF (5/72 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER

MSP430F2132-EP
www.ti.com
TERMINAL
NAME
P2.4/TA0.2/A4/V_REF+/Ve_REF+/CA1
XIN/P2.6/CA6
XOUT/P2.7/CA7
P3.0/UCB0STE/UCA0CLK/A5
P3.1/UCB0SIMO/UCB0SDA
P3.2/UCB0SOMI/UCB0SCL
P3.3/UCB0CLK/UCA0STE
P3.4/UCA0TXD/UCA0SIMO
P3.5/UCA0RXD/UCA0SOMI
P3.6/TA1.0/A6
P3.7/TA1.1/A7
RST/NMI/SBWTDIO
TEST/SBWTCK
P2.5/R_OSC/CA5
DV_CC
DV_SS
NC
QFN Pad
SLAS913A – JULY 2013 – REVISED AUGUST 2013
Table 2. Terminal Functions (continued)
I/O
NO.
DESCRIPTION
General-purpose digital I/O pin
Timer0_A3, compare: Out2 Output
19
I/O
ADC10 analog input A4 / positive reference
Comparator_A+ input
Input terminal of crystal oscillator
3
I/O General-purpose digital I/O pin
Comparator_A+ input
Output terminal of crystal oscillator
2
I/O General-purpose digital I/O pin
Comparator_A+ input
General-purpose digital I/O pin
9
I/O USCI_B0 slave transmit enable/USCI_A0 clock input/output
ADC10 analog input A5
General-purpose digital I/O pin
10
I/O
USCI_B0 slave in/master out (SPI mode), SDA I2C data (I2C mode)
General-purpose digital I/O pin
11
I/O
USCI_B0 slave out/master in (SPI mode), SCL I2C clock (I2C mode)
General-purpose digital I/O
12
I/O
USCI_B0 clock input/output, USCI_A0 slave transmit enable
General-purpose digital I/O pin
13
I/O _{USCI_A0 transmit data output in UART mode, slave data in/master out in}
SPI mode
General-purpose digital I/O pin
14
I/O _{USCI_A0 receive data input (UART mode), slave data out/master in}
(SPI mode)
General-purpose digital I/O pin
15
I/O Timer1_A2, capture: CCI0B input, compare: Out0 Output
ADC10 analog input A6
General-purpose digital I/O pin
16
I/O Timer1_A2, capture: CCI1A input, compare: Out1 Output
ADC10 analog input A7
Reset or nonmaskable interrupt input
5
I
Spy-Bi-Wire test data input/output during programming and test
29
I
Selects test mode for JTAG pins on Port 1. The device protection fuse is
connected to TEST.
General-purpose digital I/O pin
32
I/O Input for external resistor defining the DCO nominal frequency
Comparator_A+ input
30
Digital supply voltage
1
Digital supply voltage
4, 17, 20,
31
Not connected internally. Connection to V_SS is recommended.
Pad
QFN package pad (RHB, RTV packages). Connection to DV_SS is
recommended.
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
5