English
Language : 

ADC12DJ3200 Datasheet, PDF (46/111 Pages) Texas Instruments – 6.4-GSPS Single Channel or 3.2-GSPS Dual Channel, 12-bit, RF-Sampling Analog-to-Digital Converter (ADC)
ADC12DJ3200
SLVSD97 – MAY 2017
www.ti.com
ADC12DJ3200 has a total of sixteen high-speed output drivers which are grouped into two eight lane JESD204B
links. Most of the operating modes use two links with up to eight lanes per link. The lanes and their derived
configuration parameters are described in Table 17. For a specified JMODE, the lowest indexed lanes for each
link are used while the higher indexed lanes for each link are automatically powered down. Always route the
lowest indexed lanes to the logic device.
Device Pin
Designation
DA0+/–
DA1+/–
DA2+/–
DA3+/–
DA4+/–
DA5+/–
DA6+/–
DA7+/–
DB0+/–
DB1+/–
DB2+/–
DB3+/–
DB4+/–
DB5+/–
DB6+/–
DB7+/–
Link
A
B
Table 17. ADC12DJ3200 Lane Assignment and Parameters
DID (User Configured)
LID (Derived)
0
1
2
Set by DID (JESD204B DID
Parameter Register (address = 0x206) 3
[reset = 0x00]), the effective DID is
4
equal to the DID register setting (DID)
5
6
7
0
1
Set by DID (JESD204B DID
2
Parameter Register (address = 0x206) 3
[reset = 0x00]), the effective DID is
equal to the DID register setting plus 1 4
(DID+1)
5
6
7
7.4.3.1 JESD204B Output Data Formats
Output data is formatted in a specific optimized fashion for each JMODE setting. When the DDC is not used
(Decimation = 1) the 12-bit offset binary values are mapped into octets. For the DDC mode the 16-bit values (15-
bit complex data plus 1 over-range bit) are mapped into octets. The following tables show the specific mapping
formats for a single frame. In all mappings the tail bits (T) are 0 (zero). In the tables below, the single channel
format samples are defined as Sn, where n is the sample number within the frame. In the dual channel real
output formats (DDC bypass and Dec-by-2), the samples are defined as An and Bn, where An are samples from
channel A and Bn are samples from channel B. In the complex output formats (Dec-by-4, Dec-by-8, Dec-by-16),
the samples are defined as AIn, AQn, BIn and BQn, where AIn and AQn are the in-phase and quadrature-phase
samples of channel A and BIn and BQn are the in-phase and quadrature-phase samples of channel B. All
samples are formatted as MSB first, LSB last.
46
Submit Documentation Feedback
Product Folder Links: ADC12DJ3200
Copyright © 2017, Texas Instruments Incorporated