SN74BCT979 Datasheet, PDF (4/10 Pages) Texas Instruments – 9-BIT REGISTERED BTL TRANSCEIVER WITH PARITY GENERATOR/CHECKER

SN74BCT979
9ĆBIT REGISTERED BTL TRANSCEIVER
WITH PARITY GENERATOR/CHECKER
SCBS115A − OCTOBER 1990 − REVISED NOVEMBER 1993
logic diagram (positive logic)
OEAB
LEAB
8
AI1 −AI8
LEBA
OEBA
AO1 −AO8
8
C1 _Latch
1D 8 X
EN _Buffer
8X
C1 _Latch
8 X 1D
ODD/EVEN
C1
APARI
1D
EN _Buffer
8X
8
8
2k
Parity
8
2k
Parity
C1
1D
8 _{B1 −B8}
ERRA
ERRB
EN
1
APARO
SEL
G1
1
EN
1
BPAR
G1
1
4
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443