SN74AUP1G80_16 Datasheet, PDF (4/25 Pages) Texas Instruments – LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SN74AUP1G80
SCES593E – JULY 2004 – REVISED MAY 2010
www.ti.com
RECOMMENDED OPERATING CONDITIONS⁽¹⁾
MIN
MAX UNIT
V_CC
Supply voltage
V_IH
High-level input voltage
V_IL
Low-level input voltage
V_I
Input voltage
V_O
Output voltage
I_OH
High-level output current⁽²⁾
I_OL
Low-level output current⁽²⁾
Δt/Δv
T_A
Input transition rise or fall rate
Operating free-air temperature
V_CC = 0.8 V
V_CC = 1.1 V to 1.95 V
V_CC = 2.3 V to 2.7 V
V_CC = 3 V to 3.6 V
V_CC = 0.8 V
V_CC = 1.1 V to 1.95 V
V_CC = 2.3 V to 2.7 V
V_CC = 3 V to 3.6 V
V_CC = 0.8 V
V_CC = 1.1 V
V_CC = 1.4 V
V_CC = 1.65
V_CC = 2.3 V
V_CC = 3 V
V_CC = 0.8 V
V_CC = 1.1 V
V_CC = 1.4 V
V_CC = 1.65 V
V_CC = 2.3 V
V_CC = 3 V
V_CC = 0.8 V to 3.6 V
0.8
V_CC
0.65 × V_CC
1.6
2
0
0
–40
3.6
0
0.35 × V_CC
0.7
0.9
3.6
V_CC
–20
–1.1
–1.7
–1.9
–3.1
–4
20
1.1
1.7
1.9
3.1
4
200
85
V
V
V
V
V
mA
mA
mA
mA
ns/V
°C
(1) All unused inputs of the device must be held at V_CC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
(2) Defined by the signal integrity requirements and design-goal priorities.
4
Submit Documentation Feedback
Copyright © 2004–2010, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP1G80