DRV8850 Datasheet, PDF (4/22 Pages) Texas Instruments – Low-Voltage H-Bridge IC With LDO Voltage Regulator

DRV8850
SLVSCC0A – NOVEMBER 2013 – REVISED JANUARY 2014
www.ti.com
Table 1. Terminal Functions
PIN
NAME
NO.
GND
LDOOUT
VCC
VCP
1, 12, 13, 24,
PPAD
15
21, 22, 23
17
LDOEN
10
LDOFB
14
IN1H
5
IN1L
6
IN2H
7
IN2L
8
nSLEEP
9
SR
OUT1
OUT2
VPROPI
11
2, 3, 4
18, 19, 20
16
I/O ⁽¹⁾
– Device ground
DESCRIPTION
POWER AND GROUND
– LDO regulator output
Bypass to GND with a 2.2-μF 6.3-V ceramic capacitor
– Device supply
Bypass to GND with 0.1-μF and 10-μF 6.3-V ceramic capacitors
– Charge pump
Connect a 0.1-μF 6.3-V ceramic capacitor to VCC
CONTROL
I LDO regulator enable
Logic low disables LDO regulator
Logic high enables LDO regulator
Internal pulldown resistor
I LDO regulator feedback Resistor divider from LDOOUT sets LDO output voltage
May be connected to LDOIN to enable LDO
I Input 1 HS FET enable
Active high enables HS FET for output 1
Internal pulldown resistor
I Input 1 LS FET enable
Active high enables LS FET for output 1
Internal pulldown resistor
I Input 2 HS FET enable
Active high enables HS FET for output 2
Internal pulldown resistor
I Input 2 LS FET enable
Active high enables LS FET for output 2
Internal pulldown resistor
I Sleep mode input
Logic low puts device in low-power sleep mode
Logic high for typical operation
Internal pulldown resistor
IO Slew rate control
Resistor to ground sets output slew rate
OUTPUT
O Output 1
O Output 2
Connect to motor winding
O Current sense output
Output current is proportional to H-bridge current. 1 kΩ, 1% resistor to
GND for 2-A max current with VCC at 2 V. See text for equation if more
current is required
(1) Directions: I = input, O = output, OZ = 3-state output, OD = open-drain output, IO = input or output
Table 2. External Components
PIN
NAME
NO.
LDOFB
14
LDOOUT
SR
VCC
VCP
VPROPI
15
11
21, 22, 23
17
16
LDO regulator
feedback
LDO regulator output
Slew rate control
Device supply
Charge pump
Current sense output
DESCRIPTION
Resistor divider from LDOUT sets LDO output voltage.
Bypass to GND with a 2.2-μF 6.3-V ceramic capacitor.
Resistor to ground sets output slew rate GND to 2.4 MΩ.
Bypass to GND with 0.1-μF and 10-μF 6.3-V ceramic capacitors.
Connect a 0.1-μF 6.3-V ceramic capacitor to VCC
Output current is proportional to H-bridge current. 1 kΩ, 1% resistor to GND for 2-A
max current with VCC at 2 V. See Equation 1 for if more current is required.
4
Submit Documentation Feedback
Product Folder Links :DRV8850
Copyright © 2013–2014, Texas Instruments Incorporated