CD74HCT574-EP Datasheet, PDF (4/14 Pages) Texas Instruments – HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE,POSITIVE-EDGE TRIGGERED

CD74HCT574ĆEP
HIGHĆSPEED CMOS LOGIC OCTAL DĆTYPE FLIPĆFLOP
3ĆSTATE, POSITIVEĆEDGE TRIGGERED
SCLS571 − FEBRUARY 2004
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
IO
(mA)
VCC
TA = 25°C
MIN TYP MAX
VOH
VI = VIH or VIL
CMOS loads
TTL loads
−0.02 4.5 V
4.4
−6 4.5 V 3.98
CMOS loads
0.02 4.5 V
0.1
VOL
VI = VIH or VIL
TTL loads
6 4.5 V
0.26
II
IOZ
ICC
∆ICC
VI = VCC or GND
0 5.5 V
VI = VIL or VIH,
VO = VCC or GND
6V
VI = VCC or GND
0 5.5 V
VI = VCC − 2.1 V, See Note 4
4.5 V
to
5.5 V
±0.1
±0.5
8
100 360
CIN
CL = 50 pF
10
COUT
3-state
20
NOTE 4: For dual-supply systems, theoretical worst-case (VI = 2.4 V, VCC = 5.5 V) specification is 1.8 mA.
TA = −40°C
TO 125°C
MIN MAX
4.4
3.7
0.1
0.4
±1
±10
160
490
10
20
UNIT
V
V
µA
µA
µA
µA
pF
pF
HCT input loading
TYPE
INPUT
UNIT LOADS†
D0−D7
0.4
’574
CP
0.75
OE
0.6
† _{Unit load is ∆ICC limit specified in electrical}
characteristics table, e.g., 360 µA max at 25°C.
timing requirements over recommended operating free-air temperature range (unless otherwise
noted) (see Figure 1)
PARAMETER
fmax
tw
tsu
th
Maximum clock frequency
Clock pulse duration
Setup time, data before clock↑
Hold time, data after clock↑
VCC
4.5 V
4.5 V
4.5 V
4.5 V
TA = 25°C
MIN MAX
30
16
12
5
TA = −40°C
TO 125°C
MIN MAX
20
24
18
5
UNIT
MHz
ns
ns
ns
4
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265