LM3S5D51 Datasheet, PDF (35/1266 Pages) Texas Instruments – Stellaris® LM3S5D51 Microcontroller

Stellaris^® LM3S5D51 Microcontroller
Register 4:
Register 5:
Register 6:
Register 7:
Register 8:
Register 9:
Register 10:
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
Register 16:
Register 17:
Register 18:
Register 19:
Register 20:
Register 21:
Register 22:
Register 23:
Register 24:
Register 25:
Register 26:
Register 27:
Register 28:
Register 29:
Register 30:
Register 31:
Register 32:
Register 33:
Register 34:
Register 35:
Register 36:
Register 37:
Register 38:
Register 39:
Register 40:
Register 41:
Register 42:
Register 43:
Register 44:
Register 45:
Register 46:
Register 47:
Register 48:
Register 49:
Register 50:
Register 51:
PWM Output Inversion (PWMINVERT), offset 0x00C ..................................................... 1034
PWM Output Fault (PWMFAULT), offset 0x010 .............................................................. 1036
PWM Interrupt Enable (PWMINTEN), offset 0x014 ......................................................... 1038
PWM Raw Interrupt Status (PWMRIS), offset 0x018 ...................................................... 1040
PWM Interrupt Status and Clear (PWMISC), offset 0x01C .............................................. 1042
PWM Status (PWMSTATUS), offset 0x020 .................................................................... 1044
PWM Fault Condition Value (PWMFAULTVAL), offset 0x024 ........................................... 1046
PWM Enable Update (PWMENUPD), offset 0x028 ......................................................... 1048
PWM0 Control (PWM0CTL), offset 0x040 ...................................................................... 1051
PWM1 Control (PWM1CTL), offset 0x080 ...................................................................... 1051
PWM2 Control (PWM2CTL), offset 0x0C0 ..................................................................... 1051
PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 ................................... 1056
PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084 ................................... 1056
PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4 ................................... 1056
PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 ................................................... 1059
PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088 ................................................... 1059
PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8 .................................................. 1059
PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C .......................................... 1061
PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C .......................................... 1061
PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC .......................................... 1061
PWM0 Load (PWM0LOAD), offset 0x050 ...................................................................... 1063
PWM1 Load (PWM1LOAD), offset 0x090 ...................................................................... 1063
PWM2 Load (PWM2LOAD), offset 0x0D0 ...................................................................... 1063
PWM0 Counter (PWM0COUNT), offset 0x054 ............................................................... 1064
PWM1 Counter (PWM1COUNT), offset 0x094 ............................................................... 1064
PWM2 Counter (PWM2COUNT), offset 0x0D4 .............................................................. 1064
PWM0 Compare A (PWM0CMPA), offset 0x058 ............................................................ 1065
PWM1 Compare A (PWM1CMPA), offset 0x098 ............................................................ 1065
PWM2 Compare A (PWM2CMPA), offset 0x0D8 ............................................................ 1065
PWM0 Compare B (PWM0CMPB), offset 0x05C ............................................................ 1066
PWM1 Compare B (PWM1CMPB), offset 0x09C ............................................................ 1066
PWM2 Compare B (PWM2CMPB), offset 0x0DC ........................................................... 1066
PWM0 Generator A Control (PWM0GENA), offset 0x060 ............................................... 1067
PWM1 Generator A Control (PWM1GENA), offset 0x0A0 ............................................... 1067
PWM2 Generator A Control (PWM2GENA), offset 0x0E0 ............................................... 1067
PWM0 Generator B Control (PWM0GENB), offset 0x064 ............................................... 1070
PWM1 Generator B Control (PWM1GENB), offset 0x0A4 ............................................... 1070
PWM2 Generator B Control (PWM2GENB), offset 0x0E4 ............................................... 1070
PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 ............................................... 1073
PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8 ............................................... 1073
PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8 ............................................... 1073
PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C ............................ 1074
PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC ............................ 1074
PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC ............................ 1074
PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070 ............................ 1075
PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0 ............................ 1075
PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0 ............................ 1075
PWM0 Fault Source 0 (PWM0FLTSRC0), offset 0x074 .................................................. 1076
January 23, 2012
35
Texas Instruments-Production Data