English
Language : 

LM3S5D51 Datasheet, PDF (171/1266 Pages) Texas Instruments – Stellaris® LM3S5D51 Microcontroller
Stellaris® LM3S5D51 Microcontroller
Bit/Field
31:29
28
27
26:24
23:22
21:19
18
17
16
15:8
7:6
5:1
Name
reserved
XN
reserved
AP
reserved
TEX
S
C
B
SRD
reserved
SIZE
Type
RO
R/W
RO
R/W
RO
R/W
R/W
R/W
R/W
R/W
RO
R/W
Reset
0x00
0
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Instruction Access Disable
Value Description
0 Instruction fetches are enabled.
1 Instruction fetches are disabled.
0
0
0x0
0x0
0
0
0
0x00
0x0
0x0
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Access Privilege
For information on using this bit field, see Table 3-5 on page 114.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Type Extension Mask
For information on using this bit field, see Table 3-3 on page 113.
Shareable
For information on using this bit, see Table 3-3 on page 113.
Cacheable
For information on using this bit, see Table 3-3 on page 113.
Bufferable
For information on using this bit, see Table 3-3 on page 113.
Subregion Disable Bits
Value Description
0 The corresponding subregion is enabled.
1 The corresponding subregion is disabled.
Region sizes of 128 bytes and less do not support subregions. When
writing the attributes for such a region, configure the SRD field as 0x00.
See the section called “Subregions” on page 112 for more information.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Region Size Mask
The SIZE field defines the size of the MPU memory region specified by
the MPUNUMBER register. Refer to Table 3-9 on page 170 for more
information.
January 23, 2012
171
Texas Instruments-Production Data